#### WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



#### INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification <sup>3</sup>:

G06F 15/44; A63F 9/22

(11) International Publication Number: WO 84/ 04834

(43) International Publication Date: 6 December 1984 (06.12.84)

(21) International Application Number: PCT/US84/00765 | Publis

(22) International Filing Date: 18 May 1984 (18.05.84)

(31) Priority Application Number: 499,191

(32) Priority Date: 31 May 1983 (31.05.83)

(33) Priority Country: US

(71) Applicant: SEGA ELECTRONICS, INC. [US/US]; 16250 Technology Drive, San Diego, CA 92127 (US).

(72) Inventor: HAUCK, Lane, T.; 5346 Bragg Street, San Diego, CA 92122 (US).


(74) Agent: GESS, Albin, H.; Jackson, Jones & Price, 17592 Irvine Boulevard, Tustin, CA 92680 (US).

(81) Designated States: AT (European patent), AU, BE (European patent), CH (European patent), DE, DE (European patent), FR (European patent), GB (European patent), JP, LU (European patent), NL (European patent), SE (European patent).

Published

With international search report.

(54) Title: TRANSPORTABLE READ/WRITE STORAGE SYSTEM FOR HOME VIDEO GAME COMPUTER



#### (57) Abstract

In a home video game computer (13) such as the Atari VCS, VIC-20, or Atari 5200, for example, which use pluggable game cartridges (15) to determine what game can be played, information generated as the result of a game playing session can not be carried forward to a next game playing session. According to the present invention a small solid state memory module or key (17) can be plugged into the home video game computer (13) in place of a control paddle or joystick (59, 63) for storing a variety of information. The key (17) includes a nonvolatile, electrically erasable programmable memory chip (71). The game cartridge (15) determines the particular game that can be played and the type of information that can be stored in the transportable key (17). One example of the type of information that can be stored in the key (17) is high score information. The key (17) would contain a record of the highest score achieved by a particular player for a particular game.

#### FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	KR	Republic of Corea
ΑU	Australia	LI	Liechtenstein
BE	Belgium	LK	Sri Lanka
BG	Bulgaria	LU	Luxembourg
BR	Brazil	MC	Monaco
CF	Central African Republic	MG	Madagascar
CG	Congo	MR	Mauritania
CH	Switzerland	MW	Malawi
CM	Cameroon	NL	Netherlands
DE	Germany, Federal Republic of	NO	Norway
DK	Denmark	RO	Romania
FI	Finland	SD	Sudan
FR	France	SE	Sweden
GA	Gabon	SN	Senegal
GB	United Kingdom	SU	Soviet Union
HU	Hungary	TD	Chad
JP	Japan	TG	Togo
KP	Democratic People's Republic of Korea	US.	United States of America
	-		

-1-

2 3

4 5

1

6

7

8

TRANSPORTABLE READ/WRITE STORAGE SYSTEM FOR HOME VIDEO GAME COMPUTER

9 10

11

12

13

14

15

16

## BACKGROUND OF THE INVENTION

### Field of the Invention

The present invention relates generally to improvements in computer systems, and more particularly pertains to new and improved television connectable video game computers wherein a cartridge insert determines the game to be played. "

17 18

19

## 2. Description of the Prior Art

Present television connectable video game 20 computers such as the Atari 2600, the VIC-20 or the 21 Atari 5200 are designed so that when the unit is turned 22 off, all memory contents are destroyed. Each game must 23 be played from the very beginning at every session. 24 These video game computers do not utilize a memory which 25 can provide for permanent storage of information. 26 Higher priced computers which have mass storage capa-27 bility such as, for example, cassette tape or floppy 28 disk, are able to store information on the tape or disk 29 and carry it forward to the next game playing session. 30 None of these systems, however, utilize or 31 even contemplate the utilization of a solid state, 32 external, modular plug attached memory which requires no 33. costly drive or transport mechanism.

34 35



### SUMMARY OF THE INVENTION

1 A plug-connectable module for a television 2 connectable video game computer containing a nonvolatile 3 read/write memory is used to store and, if desired, 4 transport certain information from one game to the next. 5 The game cartridge determines what information can be 6 stored in the module which may be connected to a control input socket of the video game computer. The game car-8 tridge program determines whether the key is connected 9 to the video game computer. If it is, then that part of 10 the game cartridge program which is designed to take 11 advantage of the read/write memory in the module is 12 enabled. One example of such a program is the determina-13 tion of whether the previous high score for the particu-14 lar game cartridge stored in the module has been bested, 15 and the storage of the new high score in the module 16 memory. 17

18 19

20

21

22

23

24

25

26

27

28

29

30

31

32

# BRIEF DESCRIPTION OF THE DRAWINGS

The objects and many of the attendant advantages of this invention will be readily appreciated as the same becomes better understood by reference to the following detailed description when considered in conjunction with the accompanying drawings in which like reference numerals designate like parts throughout the figures thereof, and wherein:

Figure 1 is a perspective view showing the video game computer system with the external memory module attached.

Figure 2 is a block diagram illustration of the video game computer system and its interface with the game cartridge, the external manually manipulatable controls and the external memory module.

3334

35



_	Figure 3 is a block diagram showing the
1	structural interrelationship between the external memory
2	
3	module and the game cartridge.  Figure 4 is a block diagram of the I.C. memory
4	
5	structure utilized in the memory module.
6	Figure 5 is a block diagram of the I.C.
7	input/output structure utilized in the video game
8	computer.
9	Figure 6 is a flow chart illustrating an
10	example of how the memory module could be utilized to
11	store information transportable from one game to the
12	next.
13	Figure 7 is a flow chart showing how the
14	external memory module is read pursuant to program codes
15	stored in the game cartridge.
16	Figure 8 is a flow chart illustrating how the
17	external memory module is erased under command of pro-
18	gram code stored in the game cartridge.
19	Figure 9 is a flow chart showing how the
20	external memory module is written into under program
21	code stored in the game cartridge.
22	
23	DESCRIPTION OF THE PREFERRED EMBODIMENT
24	Figure 1, which illustrates the preferred
25	embodiment 11 for a transportable read/write storage
26	system for video game computers, shows a game compu-
27	ter 13 such as an Atari 2600; a VIC-20 or Atari 5200,
28	for example. This computer typically has a slot 14 for
29	receiving a game cartridge 15 as well as at least a pair
30	of connectors 19 and 22 for receiving input data from
31	controls such as a joystick, paddle control (rotary
32	knob) or primitive keyboard. The computer is powered by
33	way of a transformer device (not shown) over lines 25,
34	and provides signals to a CRT for display on the screen
	over lines 23. The transportable read/write memory
35	AART TTHES 894 THE STATES



31.

module 17 is preferably adapted to have a connector that physically mates with a connector 22 of the video game computer 13.

The module 17 may be constructed so that an input controller, such as a joystick, connects to the other end of the module 17 (not shown). Such a structure for the module 17 permits the module to act as a conduit for the controller device connected to it, besides acting as a transportable external memory unit.

The function of the connectors 19 and 22 as

I/O ports is determined by the program code stored in

the game cartridge 15. How this is accomplished will be
seen more clearly hereinafter.

Referring now to Figure 2, a detailed block diagram is presented to facilitate a better understanding of the relationship and control functions between the game cartridge 15, the external memory module 17 and the computer 13. The computer 13 is basically an 8-bit data bus structure utilizing a 6507 microprocessor chip. A power supply 29 is supplied with an appropriate power source by way of transformer 27 which is plugged into a standard 110 volt AC outlet.

Besides the two input ports 19 and 22, the computer 13 has a cartridge slot 14 with an interface connector 39 which receives the game cartridge 15. The game cartridge contains the programming which determines the game that can be played and the images that are displayed on the CRT video screen (not shown). The CRT unit, which is typically a home television unit, is fed over cable 23 by way of modulator 35. The modulator is in turn fed with video and sound signals from the video interface circuit 33 over video line 45 and sound line 47. A 6507 microprocessor 31 communicates with the game

way of a 12-bit address bus 41 and an 8-bit data bus 43.

cartridge memory and the video interface circuit 33 by

•	In normal operation, the manually-
1	manipulatable input devices such as joystick 59 and 63,
2	for example, are connected by way of connectors 55 and
3	57, to connectors 19 and 22, respectively. With both
4	joysticks connected, two players can input data to the
5	joysticks connected, two players that are well computer simultaneously. Joystick devices are well
6	computer simultaneously. Joyston devices being
7	known to provide movement data for the object being
8	displayed on the screen, as well as firing, or other,
9	commands by way of a button 60 mounted on the unit.
10	The data supplied at either input connector 19
11	or 22 is provided both to the video interface circuit
12	over lines 49 and to port A of the 6532 input/output
13	circuit 37. The 6532 I/O circuit 37 is manufactured by
14	Synertek Corporation and others. This circuit module is
15	displayed in the Synertek catalog as No. SY6532 and is
16	described on pages 3-129 to 3-136 thereof. The explana-
17	tory material and diagrams set forth in these pages are
18	incorporated herein by reference as if fully set forth
19	herein. The reader is referred to the catalog and its
20	descriptive material about the Synertek RAM, I/O Timer
21	Array SY6532 for a complete understanding of its
22	function.
23	In normal operation, port A and port B of the
24	6532 I/O circuit 37 are input ports that simply receive
25	data from controller devices 59 and 63 and others, and
26	provide them to the video interface circuit 33 or the
27	6507 microprocessor 31 over data bus 43.
28	According to a preferred embodiment of the
29	present invention, the modular external memory 17
30	whiliags a nine-pin connector which mates with the con-
31	22 of the video dame computer 13. Besides simpli
32	providing for a physical connection between the memory
33	module 17 and the computer 13, the connector 22 mass 3
34	configured to an I/O port which is able to handle the
35	transmission of data in both directions, out, as well as



into the computer 13. This is accomplished according to the present invention by the instruction code stored in 2 the game cartridge 15, as will be explained hereinafter. 3 As is more fully explained in the publication 4 regarding the Synertek 6532 circuit 37, port A and 5 port B comprise an eight-line input/output port. 6 Connector sockets 19 and 22 are nine-pin sockets. 7 of the pins are reserved and used as a power output 8 channel for the memory module 17, a ground line and a 9 power line. The memory module 17 is connected to the 10 power supply 29 by way of line 30. The eight lines 53 11 of port A are split between the connectors 19 and 22. 12 Four lines 51 go to connector 19. Four lines 54 go to 13 connector 22. 14 Figure 3 illustrates in block diagram form the 15 basic functional interrelationship between the game 16 cartridge 15 and the modular external memory 17. As is 17 well known, the game cartridge 15 basically comprises a 18 read-only memory (ROM) 69 that is connected to the home 19 video game computer 13 by an interface connector and 20 interface lines 65 that tie into the 12-bit address 21 bus 41 and the 8-bit data bus 43 (Figure 2) of the home 22 video game computer 13. 23 The modular external memory 17 preferably 24 comprises a nonvolatile sequential access electrically-25 erasable programmable memory 71. A form of such memory 26 is manufactured by National Semiconductor and is known 27 as the NMC 9306, 256-bit Serial Electrically Erasable 28 Programmable Memory. A description of such memory is 29 published in a preliminary specification sheet dated 30 August 1982. The reader is referred to that preliminary 31 specification for a complete understanding of the func-32 tion of the external memory. The information contained 33 therein is hereby incorporated by reference as if fully 34 set forth herein.



ور ہے۔

35

Essentially, the NMC 9306 programmable memory 1 chip connects to the home video game computer 13 by way 2 of an input/output port on the 6532 I/O circuit 37 3 (Figure 2) through appropriate pin connectors or an 4 equivalent physical connection means 67. 5 The program code stored in the ROM 69 of the 6 game cartridge 15 determines if the modular memory 17 is 7 connected, and proceeds to read, write or erase the 8 information contained in modular memory 17 in a manner 9 which relates to the game program stored in ROM 69. 10 A block diagram of the NMC 9306 memory 71 is 11 set forth in Figure 4. The circuit is essentially a 12 peripheral memory for data storage which is accessed by . 13 a simple serial interface. DO terminal 81 is the data 14 output line. Dl terminal 75 is the data input line. The NMC 9306 contains a 256-bit  ${\mbox{E}}^2$  PROM which is divided 15 16 into 16 registers of 16 bits each. Each 16-bit word is 17 read or written serially. The written information is 18 stored in a floating gate cell with at least ten years 19 data retention. The stored data can be updated by an 20 erase/write cycle. The input and output pins are con-21 trolled by separate serial formats. Six 9-bit instruc-22 tions can be executed. The instruction format has a 23 logical 1 as a start bit, 4 bits as an OP code and 24 4 bits of address. The on chip programming voltage 25 generator allows the user to use a single power supply 26 The DO serial output pin 81 is valid only during 27 the read mode. 28 A read instruction to the NMC 9306 circuit 71 29 is the only instruction which outputs the serial data on 30 the output pin 81. After a read instruction is 31 received, the instruction and address are decoded, and 32 data is transferred from the memory register into a 33 16-bit serial out register (data register). A dummy bit 34



(logic 0) precedes the 16-bit data output string. The 1 output data changes during the high states of the system 2 clock CLK. 3 Before the contents of the E<sup>2</sup> PROM memory of 4 the external memory circuit 71 can be changed, its 5 contents must first be erased. Before an erase function 6 or a write function can be performed, an erase/write 7 enable instruction (EWEN) must be transmitted. After 8 the appropriate changes in memory have been made, an 9 erase/write disable instruction (EWDS) must be sent. 10 These instructions, especially the erase/write disable 11 instruction, are provided to protect against accidental 12 disturbance of the data in the  $E^2$  PROM of circuit 71. 13 When executing a read instruction, no EWEN or EWDS 14 instruction need be used. 15 If a certain 16-bit register in the  ${\rm E}^2$  PROM is 16 to be reprogrammed by changing its contents, the regis-17 ter must first be erased by setting all the bits to 18 binary l's. Subsequent programming, of course, is then 19 accomplished by setting certain of these 1 bits to 0's. 20 After an erase instruction is supplied, the CS input 21 chip select line 77 determines the start of the program-22 ming: The register in the  $E^2$  PROM specified by the 23 address in the instruction received is then set entirely

to binary 1's. When the erase/write program main time 25 constraint has been satisfied, the CS chip select 26 input 77 is brought up for at least one clock period on 27 SK clock line 79. A new instruction may then be 28

supplied.

29 The entire contents of the  ${\ensuremath{\text{E}}}^2$  PROM may be 30 erased by setting all the register in the memory array 31 to a 1 by providing an erase all registers instruction 32 (ERAL). 33

34

24

35



After the appropriate register or the entire 1 E<sup>2</sup> PROM has been erased, new data may be written into 2 memory by a write instruction which is followed by 3 16 bits of data written into the register specified by 4 the address code. The data is inputted serially at DI 5 line 75. The erase/write time is determined by the low 6 state of the signal on CS line 77 following the instruc-7 tion. Timing should be arranged accordingly so that the 8 programming modes should all end with the signal on the 9 CS line 77 high for one SK clock period on line 79, or 10 followed by another instruction. 11 The I/O circuit 37 of the home video game 12 computer 13 is a general purpose I/O circuit which 13 permits its PAO - PA7 interface lines 53 and interface 14 line 51 to act as either inputs or outputs. 15 normal use of the home video game computer, these lines 16 function only as inputs for the controllers which are 17 attached to them. However, when the external modular 18 memory 17 is connected to either one of the connec-19 tors 19, 22, some of the interface lines are recon-20 figured to function as output lines as well as input 21 22 lines. - - Generally, the memory 71 requires +5 volts 23 power (VCC) and ground (GND) available at the socket. 24 In addition, three output and one input pin are needed 25 to interface the external modular memory circuit 71 with 26 the computer 13. Referring now to Figure 5, a block 27 diagram of the input/output circuit 37 is illustrated 28 showing the two I/O ports 53 and 51. This I/O circuit 29 is divided into four basic sections, a random access 30 memory (RAM), an I/O section, a timer section and an 31 interrupt control section. The RAM interfaces directly 32 with the microprocessor through the system data bus 43 33 and address lines 41. The I/O section consists of two 34 8-bit halves, half A, and half B. Each half contains a 35



Data Direction Register and an Output Register. The RAM 1 is a 128 x 8 Static RAM which is addressed by signals on 2 lines A0 to A6 at port 53, a signal at  $\overline{\text{RS}}$ , a signal at 3 CS1 and a signal at  $\overline{\text{CS2}}$ . 4 There are four 8-bit internal registers in the 5 I/O circuit 37, a Data Direction Register A, a Data 6 Direction Register B, an Output Register A, and an 7 Output Register B. The two Data Direction Registers, A 8 and B, control the direction of data into and out of the 9 peripheral unit that may be connected to ports 53 and 10 A logic 0 in the bit position of the Data Direction 11 Register for a certain line causes the corresponding 12 line of the I/O port to act as an input line. A logic 1, · 13 on the other hand, causes the corresponding line to act 14 as an output line. The voltage on any line programmed 15 as an output is determined by the corresponding bit in 16 the output register. Data is read directly from the PAO 17 to PA7 lines during a peripheral read operation. 18. To address the I/O circuit 37, seven address 19 inputs are utilized, AO to A6, as well as  $\overline{\text{RS}}$  and the two 20 chip select inputs CS1 and  $\overline{\text{CS2}}$ . To address the random 21 access memory, for example, CS1 must be high with CS2 22 and  $\overline{\text{RS}}$  low. To address the I/O and interval timer, CS1 23 and  $\overline{\text{RS}}$  must be high with  $\overline{\text{CS2}}$  low. Thus, to access the 24 circuit, CS1 must be high and CS2 must be low. 25 to distinguish between the RAM and the I/O and timer 26 section, the  $\overline{\text{RS}}$  input is used. When this input is low, 27 the random access memory is accessed. When this input 28 is high, the I/O and interval timer section is 29 addressed. To distinguish between the timer and the I/O 30 section, address line A2 is utilized. When A2 is high 31 the interval timer is accessed. When A2 is low the I/O 32 section is addressed. The data is transmitted to and 33 from the microprocessor 31 by way of D0 to D7 data 34 lines 43 and address lines 41. 35



מפוטוו

1	An example of the use that may be made of the
2	external storage module in connection with a game
3	cartridge is shown by the flow chart of Figure 6 which
4	sets forth the steps of the program utilized to store
5	and retain in the external memory module, a new high
6	game score. Programming code for this program is stored
7	in the game cartridge along with the game itself.
8	When the video game computer is turned on 83
9	it comes out of the inactive mode 81 and the particular
10	game of that cartridge is activated. The game is
11	played 85 until completion. The program then provides a
12	"game over" indication 87. This indication initiates a
13	determination 89 of whether the external modular memory
14	or key is connected to the computer.
15	This is accomplished by sending a read
16	instruction to A input port 53 to interrogate first
17	connector 19 and then connector 22. If the key or
18	external modular memory is not connected to either
19	connector, then no data is received and the key is
20	assumed not to be connected. Upon making the determina-
21	tion that the key is not connected, the program goes
22	back 107 to its inactive mode 81.
23	If data is received from either connector,
24	then the key is assumed to be connected 91, and the
25	program goes into its next function 93 of determining
26	whether the data received is representative of a game
27	score. If it is 95, then the program goes to its next
28	function. If it is not 97, for example, the output may
29	be all 1's, which indicates that the external memory
30	module has been erased, then the program goes into a
31	separate branch routine.
32	Assuming for the present that the data
33	received is a score, the program will then determine 99
34	whether the score stored in the external memory module
25	has been exceeded by the score generated by the present



game play. If the score generated by the game play is higher 101, then the program goes into one routine. If it is not higher 107, then the program goes into its inactive mode 81, thereby leaving the score stored in 4 the external memory module intact. In the instance where it was determined that, 6 either the external memory module did not contain any 7 score, or that the score contained in the external 8 memory module was bested by the latest game play, the 9 new high score information generated by the most recent 10 game play is stored in the external memory module or key 11 by writing 105 that high score information into memory. 12 Then the routine goes 107 into its inactive mode 81. 13 Figure 7 is a flow chart illustration of the 14 program steps required to read the contents of one 15 register or all the registers of the external memory 16 module 17. Assume, for the sake of example, that the 17 four input/output lines Dl line 75, CS line 77, SK 18 line 79 and DO line 81 of the memory module 71 are 19 connected to lines PAO, PAI, PA2 and PA3, respectively, 20 of the I/O circuit 37 in the home video game compu-21 ter 13. The read instruction would be as follows. 22 Three of the I/O lines must be set to output 23 status. This is accomplished by setting a binary 1 in 24 their respective positions in the A Data Direction 25 Register. It should be remembered that this example is 26 for I/O port A which has PAO to PA7 lines 53. Assume 27 that D1 input data 75 is connected to PAO, the CS chip 28 select input line 77 is connected to PAI, the SK clock 29 input line 79 is connected to PA2, and the DO data 30 output line 81 is connected to PA3. Then PAO, PA1 and 31 PA2 are configured as output lines, in order to supply 32 data, chip select, and clocking signals to the external 33



A MAN MAIN

35

memory module. Line PA3 would remain as an input line 1 to receive the data out (DO) from the external memory 2 module 17. 3 After this reconfiguration step 127, the 4 program goes 129 into its read command function 131 as 5 follows. A binary high signal is supplied to chip 6 select input CS. A read command comprising the follow-7 ing format 11000A3A2A1A0 is sent over the PAO pin to the 8 Dl data input line 75. The last four digits, A3, A2, 9 Al, AO are the 4-bit address for the 16-bit register 10 that is to be read out. The data is clocked out by 11 clocking signals supplied over the PA2 pin to the SK 12 input 79. Accordingly, 16 bits of data are clocked out : 13 over the DO output terminal to input pin PA3. 14 16 bits of data are stored as two 8-bit bytes in the 15 static RAM of the I/O chip 37 (Figure 5). This process 16 is repeated 16 times, varying the address bits A3, A2, 17 Al, A0 from 0000 to 1111 for each time, so as to address 18 each register in the  ${\rm E}^2$  PROM of the external memory 19 module 71. When all the data has been read out, the 20 chip select CS input provided by pin PAl is dropped low. 21 This brings up the last step 133. The three pins that 22 were configured as output lines, PAO, PAI and PA2, are 23 reconfigured 135 to be input lines again. This is 24 accomplished by replacing the binary l's in the respec-25 tive positions of the Data Direction Register A with 26 binary 0's. The A port then again becomes an input port 27 for receiving data on all five input lines. A manually-28 manipulative controller such as a joystick may then be 29 utilized by this port. 30 Prior to any programming function whereby new 31 data is written into the external memory module 17, an 32 erase function must be performed to set all the bit 33 positions in the 16-bit registers of the external memory 34 module to a binary "l". This operation is accomplished



- 1 in the manner illustrated by the flow chart of Figure 8.
- 2 Assume again that the external memory module 17 is
- 3 connected to pins PAO, PAI, PA2 and PA3 of port A.
- 4 Before an erase function can be performed, three of
- 5 these pins, PAO, PA1 and PA2 must be configured as
- 6 output pins. This is step 109. It is performed in the
- 7 manner discussed above.
- 8 As soon as the external memory module is
- 9 configured to receive clocking, data, and chip select,
- 10 an erase/write enable (EWEN) command must be sent 113.
- 11 This command is sent as follows. The CS chip select
- 12 input is set high. A data signal in the form 10011000
- 13 is sent over PAO pin to the data input pin Dl. This
  - 14 data is clocked in at SK by the clocking signal at
  - 15 pin PA2. When this step is completed, the CS chip
  - 16 select is dropped to a low. This completes the sending
  - 17 of the EWEN 115.
  - 18 . The next step 117 is an erase all registers
  - 19 command (ERAL), which is accomplished as follows. The
  - 20 CS chip select input is raised. A data signal in the
  - 21 form 100100000 is sent over pin PAO to the DI input of
  - 22 the external memory module. This data is clocked over
  - 23 the clocking input SK from pin PA2. When this data is
  - 24 all clocked in, the CS chip select signal is again
  - 25 lowered. That completes this function 119.
  - The next function 121 to be performed is an
  - 27 erase/write disable command (EWDS). The erase/write
  - 28 disable command is accomplished in the following manner.
  - 29 The CS chip select signal is raised to a high at
  - 30 pin PAl. A data signal 100000000 is transmitted to the
  - 31 external memory module at its data input line DI by way
  - 32 of pin PAO. This data is clocked in by the clocking
  - 33 signal supplied to the SK input at pin PA2. When this
  - 34 data is clocked in, the chip select signal is again
  - 35 lowered. This completes 123 the erase/write disable



function. The entire contents of memory in the external 1 memory module is now in a binary 1 condition. At this 2 point all the pins are again reconfigured 125 in the 3 manner described in connection with Figure 7. 4 that were configured as output pins are again input 5 In this erased condition, the external memory 6 module is ready to receive new data. 7 The procedure for supplying new data to the 8 external memory module 17 is set forth in the flow chart 9 of Figure 9. Assuming that the external memory 10 module 17 is still connected to the same pins of the 11 A port, the first step 137 is to set three of the 12 pins PAO, PAl and PA2 to be output lines so that data 13 may be supplied to the D1, CS and SK inputs of the 14 external memory module. Upon this operation being 15 completed 139, an erase/write enable command (EWEN) is 16 sent 141 in the manner described with respect to 17 step 113 of Figure 8. Upon reception 143 of this 18 programming enable command, a write command 145 is sent 19 sixteen times in the following 9-bit format: 20 10100A3A2A1A0. The last four bits A3A2A1A0 are the 21 address of the register to be written into. These four 22 bits change from 0000 to 1111 as each register is 23 addressed. This operation transmits 32, 8-bit bytes of 24 data from the static RAM in the I/O circuit 37 to 25 pin PAO to be inputted into the external memory module 26 at input line D1. Upon completing 147 the writing of 27 all the registers in the external memory module, an 28 erase/write disable instruction 149 is performed in the 29 manner of step 121 of Figure 8. Completion 151 of the 30 EWDS instruction activates the procedure for reconfigur-31 ing the three pins that were configured as output pins 32 into input pins. This is accomplished in the manner 33 described above in connection with Figure 7. 34

1	Obviously, many different programs may be
2	stored in the external program memory module 17 by use
<del>-</del> २	of the routines described above to supplement and
4	enhance the particular game program stored in the game
5	cartridge. It is therefore to be understood that within
6	the scope of the appended claims, the invention may be
7	practiced otherwise than as specifically described.



15

5

#### WHAT IS CLAIMED IS:

1. In combination with a computer connectable to a television unit and utilizing game cartridges for determining the particular game to be played, said video game computer also having connector sockets for receiving multi-pin plugs from manually-manipulatable control devices, the improvement which comprises:

a nonvolatile memory means for connection to the computer by plug connecting means;

means for recognizing the nonvolatile memory means is connected to the computer; and

means for storing information related to the game defined by the game cartridge in said nonvolatile memory means.

- 2. In the improved computer of Claim l further comprising a housing means for housing said nonvolatile memory means and said plug connecting means, said plug connecting means being adapted to mate with a connector of the computer.
- 3. In the improved computer of Claim 2 wherein said means for recognizing that the nonvolatile memory means is connected to the computer is activated after the game determined by the game cartridge is over.

# SUBSTITUTE SHEET



5

5

10

5

4. In the improved computer of Claim 1, further comprising:

means to determine if a high score is stored in the nonvolatile memory means; means to determine if the present score is higher; and

means to store the present score in the nonvolatile memory means if it is higher than the stored score.

5. In the improved computer of Claim 1 wherein said storing means comprises:

means for erasing the contents of
said nonvolatile memory means; and
means for writing data bits into said
nonvolatile memory means after said memory

means has been erased.

6. In the improved computer of Claim 1 wherein said storing means comprises:

means for configuring at least one
pin connector in one multi-pin socket of
the computer as an output before beginning
any data transfer operation; and

means for reconfiguring the pin connector serving as an output during data transfer back to an input after the data transfer operation is complete.

7. In combination with a computer connectable to a CRT unit and utilizing a separate insertable medium for determining the function to be performed by said computer, the computer also being adapted to physically connect to an input/output device by way of pin connectors, the improvement which comprises:

an external memory means adapted for physical connection to the computer; means for recognizing the memory means is physically connected; and means for storing information related to the function defined by said insertable medium in said external memory means.

Ì

- 8. The improved computer of Claim 7 wherein said external memory means comprises a housing for the memory which includes a plug connector for connecting the memory to the computer.
- 9. The improved computer of Claim 7 wherein said storing means comprises:

means for configuring at least one pin conector of the computer as an output before starting any data transfer operation between the computer and the external memory; and

10

5

5

means for reconfiguring the pin connector serving as an output during data transfer back to an input after the data transfer operation is completed.

10. The improved computer of Claim 7 wherein said storing means comprises:

means for erasing the contents of said external memory means; and means for writing data into said external memory means after said memory means has been erased.



10

15

able to a CRT unit and utilizing a separate insertable medium for determining the function to be performed by said computer, the computer being adapted to physically connect to an input/output device by way of connectors, the improvement which comprises:

an external memory means adapted for physical connection to the computer;

means for recognizing the memory means is physically connected;

means for configuring at least one line of the connector of the computer as an output before starting a data transfer operation between the computer and the external memory; and

means for reconfiguring the pin connector serving as an output during data transfer back to an input after the data transfer operation is completed.







FIG. I







SUBSTITUTE SHEET





FIG. 3









SUBSTITUTE SHEET







BUREAU OMPI WIPO WIPO






FIG. 7









SUBSTITUTE SHEET

BUREAU OMPI WIPO TERMATION A

				International Application No	PCT/US84/00765
I. CLASSIFICATION OF SUBJECT MATTER (if several classification symbols apply, indicate all) 3					
According to International Patent Classification (IPC) or to both National Classification and IPC					
INT. CL. 5 G06F 15/44; A63F 9/22					
	CL. SEARCHED	364/410; 273/	/ 8.5G		
II. FIELDS	SEARCHED	Min	imum Documen	tation Searched 4	
Classification	n System			Classification Symbols	
	.S.	273/85G, I 364/410	)IG 26,	DIG 28	
		Documentation S	Searched other to	han Minimum Documentation are Included in the Fields Searched <sup>5</sup>	
			(2 A N.T. ) 4		
	MENTS CON	SIDERED TO BE RELET	VAN I IT	ropriate, of the relevant passages 17	Relevant to Claim No. 18
Category *	Citation o	t Document, 10 with Indica	mon, where appl	Ahudret of me leteralit hassaftes	
Y	US,A,	4,156,928		et al) ay 1979	1,2,6-9 and 11
A	US,A,	4,259,668		mura et al) arch 1981	
Y	US,A,	4,300,207		s et al) ovember 1981	6, 9 and 11
A,P	US,A,	4,386,773	(Brons	tein) 07 June 198	33
А,Р	US,A,	4,432,067		en) ebruary 1984	
Y	GB,A,	2,070,810		et al) eptember 1981	1-11
* Special categories of cited documents: 15  "A" document defining the general state of the art which is not considered to be of particular relevance  "E" earlier document but published on or after the international filing date  "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)  "O" document referring to an oral disclosure, use, exhibition or other means  "P" document published prior to the international filing date but later than the priority date claimed  "V. CERTIFICATION  Date of the Actual Completion of the International Search 2  "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention cannot be considered novel or cannot be considered novel or cannot be considered novel or cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.  "4" document member of the same patent family					
20 JUNE 1984  International Searching Authority 1  ISA/US  O3 JUL 1984  Signature of Authorized Offices 20  Jerry Ameth					

FURTHER INFORMATION CONTINUED FROM THE SECOND SHEET				
A,T	Buchsbaum, W.H. and Mauro, R. 'Microprocessor-based electronic games', 1983, Mc Graw-Hill Inc., New York, pages 253-266.			
Y	MARS <sup>TM</sup> and JUMPBUG <sup>TM</sup> advertisement.  Play Meter, Vol. 8, No. 5, March 1, 1982, pages 60, 61, 91 and 92.	1-11		
V OB:	SERVATIONS WHERE CERTAIN CLAIMS WERE FOUND UNSEARCHABLE 10			
This interr	national search report has not been established in respect of certain claims under Article 17(2) (a) for	the following reasons:		
	n numbers, because they relate to subject matter 12 not required to be searched by this Auti			
2. Clair	n numbers, because they relate to parts of the international application that do not comply w	ith the prescribed require-		
ment	is to such an extent that no meaningful international search can be carried out 13, specifically:			
		-		
VI. OB	SERVATIONS WHERE UNITY OF INVENTION IS LACKING "			
This Intern	national Searching Authority found multiple inventions in this international application as follows:			
•				
1. As a of the	If required additional search fees were timely paid by the applicant, this international search report covering The international application.	vers all searchable claims		
2. As o	nly some of the required additional search fees were timely paid by the applicant, this international s	search report covers only		
Enose	e claims of the international application for which fees were paid, specifically claims:			
3. No re	equired additional search fees were timely paid by the applicant. Consequently, this international sear	ch report is restricted to		
the ir	evention first mentioned in the claims; it is covered by claim numbers:			
4. As al	I searchable claims could be searched without effort justifying an additional fee, the International Se	arching Authority did not		
Remark on	payment of any additional ree.			
	additional search fees were accompanied by applicant's protest.			
	rotest accompanied the payment of additional search fees.			