


## INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

<b>(51) International Patent Classification <sup>3</sup> :</b>  <b>G06F 15/44; A63F 9/22</b>	<b>A1</b>	<b>(11) International Publication Number:</b> <b>WO 84/ 04834</b>  <b>(43) International Publication Date:</b> 6 December 1984 (06.12.84)
<p><b>(21) International Application Number:</b> PCT/US84/00765</p> <p><b>(22) International Filing Date:</b> 18 May 1984 (18.05.84)</p> <p><b>(31) Priority Application Number:</b> 499,191</p> <p><b>(32) Priority Date:</b> 31 May 1983 (31.05.83)</p> <p><b>(33) Priority Country:</b> US</p> <p><b>(71) Applicant:</b> SEGA ELECTRONICS, INC. [US/US]; 16250 Technology Drive, San Diego, CA 92127 (US).</p> <p><b>(72) Inventor:</b> HAUCK, Lane, T. ; 5346 Bragg Street, San Diego, CA 92122 (US).</p> <p><b>(74) Agent:</b> GESS, Albin, H.; Jackson, Jones &amp; Price, 17592 Irvine Boulevard, Tustin, CA 92680 (US).</p> <p><b>(81) Designated States:</b> AT (European patent), AU, BE (European patent), CH (European patent), DE, DE (European patent), FR (European patent), GB (European patent), JP, LU (European patent), NL (European patent), SE (European patent).</p>	<p><b>Published</b> <i>With international search report.</i></p>	

**(54) Title:** TRANSPORTABLE READ/WRITE STORAGE SYSTEM FOR HOME VIDEO GAME COMPUTER

**(57) Abstract**

In a home video game computer (13) such as the Atari VCS, VIC-20, or Atari 5200, for example, which use plug-gable game cartridges (15) to determine what game can be played, information generated as the result of a game playing session can not be carried forward to a next game playing session. According to the present invention a small solid state memory module or key (17) can be plugged into the home video game computer (13) in place of a control paddle or joystick (59, 63) for storing a variety of information. The key (17) includes a nonvolatile, electrically erasable programmable memory chip (71). The game cartridge (15) determines the particular game that can be played and the type of information that can be stored in the transportable key (17). One example of the type of information that can be stored in the key (17) is high score information. The key (17) would contain a record of the highest score achieved by a particular player for a particular game.

***FOR THE PURPOSES OF INFORMATION ONLY***

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	KR	Republic of Korea
AU	Australia	LI	Liechtenstein
BE	Belgium	LK	Sri Lanka
BG	Bulgaria	LU	Luxembourg
BR	Brazil	MC	Monaco
CF	Central African Republic	MG	Madagascar
CG	Congo	MR	Mauritania
CH	Switzerland	MW	Malawi
CM	Cameroon	NL	Netherlands
DE	Germany, Federal Republic of	NO	Norway
DK	Denmark	RO	Romania
FI	Finland	SD	Sudan
FR	France	SE	Sweden
GA	Gabon	SN	Senegal
GB	United Kingdom	SU	Soviet Union
HU	Hungary	TD	Chad
JP	Japan	TG	Togo
KP	Democratic People's Republic of Korea	US	United States of America

-1-

TRANSPORTABLE READ/WRITE STORAGE SYSTEM  
FOR HOME VIDEO GAME COMPUTER

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates generally to improvements in computer systems, and more particularly pertains to new and improved television connectable video game computers wherein a cartridge insert determines the game to be played.

2. Description of the Prior Art

Present television connectable video game computers such as the Atari 2600, the VIC-20 or the Atari 5200 are designed so that when the unit is turned off, all memory contents are destroyed. Each game must be played from the very beginning at every session. These video game computers do not utilize a memory which can provide for permanent storage of information. Higher priced computers which have mass storage capability such as, for example, cassette tape or floppy disk, are able to store information on the tape or disk and carry it forward to the next game playing session.

None of these systems, however, utilize or even contemplate the utilization of a solid state, external, modular plug attached memory which requires no costly drive or transport mechanism.

SUBSTITUTE SHEET



-2-

1 SUMMARY OF THE INVENTION

2 A plug-connectable module for a television  
3 connectable video game computer containing a nonvolatile  
4 read/write memory is used to store and, if desired,  
5 transport certain information from one game to the next.  
6 The game cartridge determines what information can be  
7 stored in the module which may be connected to a control  
8 input socket of the video game computer. The game car-  
9 tridge program determines whether the key is connected  
10 to the video game computer. If it is, then that part of  
11 the game cartridge program which is designed to take  
12 advantage of the read/write memory in the module is  
13 enabled. One example of such a program is the determina-  
14 tion of whether the previous high score for the particu-  
15 lar game cartridge stored in the module has been bested,  
16 and the storage of the new high score in the module  
17 memory.

18  
19 BRIEF DESCRIPTION OF THE DRAWINGS

20 The objects and many of the attendant advan-  
21 tages of this invention will be readily appreciated as  
22 the same becomes better understood by reference to the  
23 following detailed description when considered in  
24 conjunction with the accompanying drawings in which like  
25 reference numerals designate like parts throughout the  
26 figures thereof, and wherein:

27 Figure 1 is a perspective view showing the  
28 video game computer system with the external memory  
29 module attached.

30 Figure 2 is a block diagram illustration of  
31 the video game computer system and its interface with  
32 the game cartridge, the external manually manipulatable  
33 controls and the external memory module.

34  
35

SUBSTITUTE SHEET



-3-

1           Figure 3 is a block diagram showing the  
2 structural interrelationship between the external memory  
3 module and the game cartridge.

4           Figure 4 is a block diagram of the I.C. memory  
5 structure utilized in the memory module.

6           Figure 5 is a block diagram of the I.C.  
7 input/output structure utilized in the video game  
8 computer.

9           Figure 6 is a flow chart illustrating an  
10 example of how the memory module could be utilized to  
11 store information transportable from one game to the  
12 next.

13           Figure 7 is a flow chart showing how the  
14 external memory module is read pursuant to program codes  
15 stored in the game cartridge.

16           Figure 8 is a flow chart illustrating how the  
17 external memory module is erased under command of pro-  
18 gram code stored in the game cartridge.

19           Figure 9 is a flow chart showing how the  
20 external memory module is written into under program  
21 code stored in the game cartridge.

22  
23 DESCRIPTION OF THE PREFERRED EMBODIMENT

24           Figure 1, which illustrates the preferred  
25 embodiment 11 for a transportable read/write storage  
26 system for video game computers, shows a game compu-  
27 ter 13 such as an Atari 2600, a VIC-20 or Atari 5200,  
28 for example. This computer typically has a slot 14 for  
29 receiving a game cartridge 15 as well as at least a pair  
30 of connectors 19 and 22 for receiving input data from  
31 controls such as a joystick, paddle control (rotary  
32 knob) or primitive keyboard. The computer is powered by  
33 way of a transformer device (not shown) over lines 25,  
34 and provides signals to a CRT for display on the screen  
35 over lines 23. The transportable read/write memory

-4-

1 module 17 is preferably adapted to have a connector that  
2 physically mates with a connector 22 of the video game  
3 computer 13.

4 The module 17 may be constructed so that an  
5 input controller, such as a joystick, connects to the  
6 other end of the module 17 (not shown). Such a struc-  
7 ture for the module 17 permits the module to act as a  
8 conduit for the controller device connected to it,  
9 besides acting as a transportable external memory unit.

10 The function of the connectors 19 and 22 as  
11 I/O ports is determined by the program code stored in  
12 the game cartridge 15. How this is accomplished will be  
13 seen more clearly hereinafter.

14 Referring now to Figure 2, a detailed block  
15 diagram is presented to facilitate a better understand-  
16 ing of the relationship and control functions between  
17 the game cartridge 15, the external memory module 17 and  
18 the computer 13. The computer 13 is basically an 8-bit  
19 data bus structure utilizing a 6507 microprocessor chip.  
20 A power supply 29 is supplied with an appropriate power  
21 source by way of transformer 27 which is plugged into a  
22 standard 110 volt AC outlet.

23 Besides the two input ports 19 and 22, the  
24 computer 13 has a cartridge slot 14 with an interface  
25 connector 39 which receives the game cartridge 15. The  
26 game cartridge contains the programming which determines  
27 the game that can be played and the images that are  
28 displayed on the CRT video screen (not shown). The CRT  
29 unit, which is typically a home television unit, is fed  
30 over cable 23 by way of modulator 35. The modulator is  
31 in turn fed with video and sound signals from the video  
32 interface circuit 33 over video line 45 and sound line 47.  
33 A 6507 microprocessor 31 communicates with the game  
34 cartridge memory and the video interface circuit 33 by  
35 way of a 12-bit address bus 41 and an 8-bit data bus 43.

SUBSTITUTE SHEET



-5-

1           In normal operation, the manually-  
2 manipulatable input devices such as joystick 59 and 63,  
3 for example, are connected by way of connectors 55 and  
4 57, to connectors 19 and 22, respectively. With both  
5 joysticks connected, two players can input data to the  
6 computer simultaneously. Joystick devices are well  
7 known to provide movement data for the object being  
8 displayed on the screen, as well as firing, or other,  
9 commands by way of a button 60 mounted on the unit.

10           The data supplied at either input connector 19  
11 or 22 is provided both to the video interface circuit  
12 over lines 49 and to port A of the 6532 input/output  
13 circuit 37. The 6532 I/O circuit 37 is manufactured by  
14 Synertek Corporation and others. This circuit module is  
15 displayed in the Synertek catalog as No. SY6532 and is  
16 described on pages 3-129 to 3-136 thereof. The explana-  
17 tory material and diagrams set forth in these pages are  
18 incorporated herein by reference as if fully set forth  
19 herein. The reader is referred to the catalog and its  
20 descriptive material about the Synertek RAM, I/O Timer  
21 Array SY6532 for a complete understanding of its  
22 function.

23           In normal operation, port A and port B of the  
24 6532 I/O circuit 37 are input ports that simply receive  
25 data from controller devices 59 and 63 and others, and  
26 provide them to the video interface circuit 33 or the  
27 6507 microprocessor 31 over data bus 43.

28           According to a preferred embodiment of the  
29 present invention, the modular external memory 17  
30 utilizes a nine-pin connector which mates with the con-  
31 nector 22 of the video game computer 13. Besides simply  
32 providing for a physical connection between the memory  
33 module 17 and the computer 13, the connector 22 must be  
34 configured to an I/O port which is able to handle the  
35 transmission of data in both directions, out, as well as

SUBSTITUTE SHEET



-6-

1 into the computer 13. This is accomplished according to  
2 the present invention by the instruction code stored in  
3 the game cartridge 15, as will be explained hereinafter.

4 As is more fully explained in the publication  
5 regarding the Synertek 6532 circuit 37, port A and  
6 port B comprise an eight-line input/output port.  
7 Connector sockets 19 and 22 are nine-pin sockets. Two  
8 of the pins are reserved and used as a power output  
9 channel for the memory module 17, a ground line and a  
10 power line. The memory module 17 is connected to the  
11 power supply 29 by way of line 30. The eight lines 53  
12 of port A are split between the connectors 19 and 22.  
13 Four lines 51 go to connector 19. Four lines 54 go to  
14 connector 22.

15 Figure 3 illustrates in block diagram form the  
16 basic functional interrelationship between the game  
17 cartridge 15 and the modular external memory 17. As is  
18 well known, the game cartridge 15 basically comprises a  
19 read-only memory (ROM) 69 that is connected to the home  
20 video game computer 13 by an interface connector and  
21 interface lines 65 that tie into the 12-bit address  
22 bus 41 and the 8-bit data bus 43 (Figure 2) of the home  
23 video game computer 13.

24 The modular external memory 17 preferably  
25 comprises a nonvolatile sequential access electrically-  
26 erasable programmable memory 71. A form of such memory  
27 is manufactured by National Semiconductor and is known  
28 as the NMC 9306, 256-bit Serial Electrically Erasable  
29 Programmable Memory. A description of such memory is  
30 published in a preliminary specification sheet dated  
31 August 1982. The reader is referred to that preliminary  
32 specification for a complete understanding of the func-  
33 tion of the external memory. The information contained  
34 therein is hereby incorporated by reference as if fully  
35 set forth herein.

SUBSTITUTE SHEET





-7-

1           Essentially, the NMC 9306 programmable memory  
2 chip connects to the home video game computer 13 by way  
3 of an input/output port on the 6532 I/O circuit 37  
4 (Figure 2) through appropriate pin connectors or an  
5 equivalent physical connection means 67.

6           The program code stored in the ROM 69 of the  
7 game cartridge 15 determines if the modular memory 17 is  
8 connected, and proceeds to read, write or erase the  
9 information contained in modular memory 17 in a manner  
10 which relates to the game program stored in ROM 69.

11           A block diagram of the NMC 9306 memory 71 is  
12 set forth in Figure 4. The circuit is essentially a  
13 peripheral memory for data storage which is accessed by  
14 a simple serial interface. DO terminal 81 is the data  
15 output line. DI terminal 75 is the data input line.  
16 The NMC 9306 contains a 256-bit  $E^2$  PROM which is divided  
17 into 16 registers of 16 bits each. Each 16-bit word is  
18 read or written serially. The written information is  
19 stored in a floating gate cell with at least ten years  
20 data retention. The stored data can be updated by an  
21 erase/write cycle. The input and output pins are con-  
22 trolled by separate serial formats. Six 9-bit instruc-  
23 tions can be executed. The instruction format has a  
24 logical 1 as a start bit, 4 bits as an OP code and  
25 4 bits of address. The on chip programming voltage  
26 generator allows the user to use a single power supply  
27 (VCC). The DO serial output pin 81 is valid only during  
28 the read mode.

29           A read instruction to the NMC 9306 circuit 71  
30 is the only instruction which outputs the serial data on  
31 the output pin 81. After a read instruction is  
32 received, the instruction and address are decoded, and  
33 data is transferred from the memory register into a  
34 16-bit serial out register (data register). A dummy bit

35

SUBSTITUTE SHEET



-8-

1 (logic 0) precedes the 16-bit data output string. The  
2 output data changes during the high states of the system  
3 clock CLK.

4 Before the contents of the E<sup>2</sup> PROM memory of  
5 the external memory circuit 71 can be changed, its  
6 contents must first be erased. Before an erase function  
7 or a write function can be performed, an erase/write  
8 enable instruction (EWEN) must be transmitted. After  
9 the appropriate changes in memory have been made, an  
10 erase/write disable instruction (EWDS) must be sent.  
11 These instructions, especially the erase/write disable  
12 instruction, are provided to protect against accidental  
13 disturbance of the data in the E<sup>2</sup> PROM of circuit 71.  
14 When executing a read instruction, no EWEN or EWDS  
15 instruction need be used.

16 If a certain 16-bit register in the E<sup>2</sup> PROM is  
17 to be reprogrammed by changing its contents, the regis-  
18 ter must first be erased by setting all the bits to  
19 binary 1's. Subsequent programming, of course, is then  
20 accomplished by setting certain of these 1 bits to 0's.  
21 After an erase instruction is supplied, the CS input  
22 chip select line 77 determines the start of the program-  
23 ming. The register in the E<sup>2</sup> PROM specified by the  
24 address in the instruction received is then set entirely  
25 to binary 1's. When the erase/write program main time  
26 constraint has been satisfied, the CS chip select  
27 input 77 is brought up for at least one clock period on  
28 SK clock line 79. A new instruction may then be  
29 supplied.

30 The entire contents of the E<sup>2</sup> PROM may be  
31 erased by setting all the register in the memory array  
32 to a 1 by providing an erase all registers instruction  
33 (ERAL).

34  
35

SUBSTITUTE SHEET



-9-

1           After the appropriate register or the entire  
2 E<sup>2</sup> PROM has been erased, new data may be written into  
3 memory by a write instruction which is followed by  
4 16 bits of data written into the register specified by  
5 the address code. The data is inputted serially at DI  
6 line 75. The erase/write time is determined by the low  
7 state of the signal on CS line 77 following the instruc-  
8 tion. Timing should be arranged accordingly so that the  
9 programming modes should all end with the signal on the  
10 CS line 77 high for one SK clock period on line 79, or  
11 followed by another instruction.

12           The I/O circuit 37 of the home video game  
13 computer 13 is a general purpose I/O circuit which  
14 permits its PA0 - PA7 interface lines 53 and interface  
15 line 51 to act as either inputs or outputs. Under  
16 normal use of the home video game computer, these lines  
17 function only as inputs for the controllers which are  
18 attached to them. However, when the external modular  
19 memory 17 is connected to either one of the connec-  
20 tors 19, 22, some of the interface lines are recon-  
21 figured to function as output lines as well as input  
22 lines.

23           Generally, the memory 71 requires +5 volts  
24 power (VCC) and ground (GND) available at the socket.  
25 In addition, three output and one input pin are needed  
26 to interface the external modular memory circuit 71 with  
27 the computer 13. Referring now to Figure 5, a block  
28 diagram of the input/output circuit 37 is illustrated  
29 showing the two I/O ports 53 and 51. This I/O circuit  
30 is divided into four basic sections, a random access  
31 memory (RAM), an I/O section, a timer section and an  
32 interrupt control section. The RAM interfaces directly  
33 with the microprocessor through the system data bus 43  
34 and address lines 41. The I/O section consists of two  
35 8-bit halves, half A, and half B. Each half contains a

SUBSTITUTE SHEET



-10-

1 Data Direction Register and an Output Register. The RAM  
2 is a 128 x 8 Static RAM which is addressed by signals on  
3 lines A0 to A6 at port 53, a signal at  $\overline{RS}$ , a signal at  
4 CS1 and a signal at  $\overline{CS2}$ .

5       There are four 8-bit internal registers in the  
6 I/O circuit 37, a Data Direction Register A, a Data  
7 Direction Register B, an Output Register A, and an  
8 Output Register B. The two Data Direction Registers, A  
9 and B, control the direction of data into and out of the  
10 peripheral unit that may be connected to ports 53 and  
11 51. A logic 0 in the bit position of the Data Direction  
12 Register for a certain line causes the corresponding  
13 line of the I/O port to act as an input line. A logic 1,  
14 on the other hand, causes the corresponding line to act  
15 as an output line. The voltage on any line programmed  
16 as an output is determined by the corresponding bit in  
17 the output register. Data is read directly from the PA0  
18 to PA7 lines during a peripheral read operation.

19       To address the I/O circuit 37, seven address  
20 inputs are utilized, A0 to A6, as well as  $\overline{RS}$  and the two  
21 chip select inputs CS1 and  $\overline{CS2}$ . To address the random  
22 access memory, for example, CS1 must be high with  $\overline{CS2}$   
23 and  $\overline{RS}$  low. To address the I/O and interval timer, CS1  
24 and  $\overline{RS}$  must be high with  $\overline{CS2}$  low. Thus, to access the  
25 circuit, CS1 must be high and  $\overline{CS2}$  must be low. In order  
26 to distinguish between the RAM and the I/O and timer  
27 section, the  $\overline{RS}$  input is used. When this input is low,  
28 the random access memory is accessed. When this input  
29 is high, the I/O and interval timer section is  
30 addressed. To distinguish between the timer and the I/O  
31 section, address line A2 is utilized. When A2 is high  
32 the interval timer is accessed. When A2 is low the I/O  
33 section is addressed. The data is transmitted to and  
34 from the microprocessor 31 by way of D0 to D7 data  
35 lines 43 and address lines 41.

SUBSTITUTE SHEET



-11-

1           An example of the use that may be made of the  
2 external storage module in connection with a game  
3 cartridge is shown by the flow chart of Figure 6 which  
4 sets forth the steps of the program utilized to store  
5 and retain in the external memory module, a new high  
6 game score. Programming code for this program is stored  
7 in the game cartridge along with the game itself.

8           When the video game computer is turned on 83  
9 it comes out of the inactive mode 81 and the particular  
10 game of that cartridge is activated. The game is  
11 played 85 until completion. The program then provides a  
12 "game over" indication 87. This indication initiates a  
13 determination 89 of whether the external modular memory  
14 or key is connected to the computer.

15           This is accomplished by sending a read  
16 instruction to A input port 53 to interrogate first  
17 connector 19 and then connector 22. If the key or  
18 external modular memory is not connected to either  
19 connector, then no data is received and the key is  
20 assumed not to be connected. Upon making the determina-  
21 tion that the key is not connected, the program goes  
22 back 107 to its inactive mode 81.

23           If data is received from either connector,  
24 then the key is assumed to be connected 91, and the  
25 program goes into its next function 93 of determining  
26 whether the data received is representative of a game  
27 score. If it is 95, then the program goes to its next  
28 function. If it is not 97, for example, the output may  
29 be all 1's, which indicates that the external memory  
30 module has been erased, then the program goes into a  
31 separate branch routine.

32           Assuming for the present that the data  
33 received is a score, the program will then determine 99  
34 whether the score stored in the external memory module  
35 has been exceeded by the score generated by the present

SUBSTITUTE SHEET



-12-

1 game play. If the score generated by the game play is  
2 higher 101, then the program goes into one routine. If  
3 it is not higher 107, then the program goes into its  
4 inactive mode 81, thereby leaving the score stored in  
5 the external memory module intact.

6 In the instance where it was determined that,  
7 either the external memory module did not contain any  
8 score, or that the score contained in the external  
9 memory module was bested by the latest game play, the  
10 new high score information generated by the most recent  
11 game play is stored in the external memory module or key  
12 by writing 105 that high score information into memory.  
13 Then the routine goes 107 into its inactive mode 81.

14 Figure 7 is a flow chart illustration of the  
15 program steps required to read the contents of one  
16 register or all the registers of the external memory  
17 module 17. Assume, for the sake of example, that the  
18 four input/output lines D1 line 75, CS line 77, SK  
19 line 79 and D0 line 81 of the memory module 71 are  
20 connected to lines PA0, PA1, PA2 and PA3, respectively,  
21 of the I/O circuit 37 in the home video game compu-  
22 ter 13. The read instruction would be as follows.

23 Three of the I/O lines must be set to output  
24 status. This is accomplished by setting a binary 1 in  
25 their respective positions in the A Data Direction  
26 Register. It should be remembered that this example is  
27 for I/O port A which has PA0 to PA7 lines 53. Assume  
28 that D1 input data 75 is connected to PA0, the CS chip  
29 select input line 77 is connected to PA1, the SK clock  
30 input line 79 is connected to PA2, and the D0 data  
31 output line 81 is connected to PA3. Then PA0, PA1 and  
32 PA2 are configured as output lines, in order to supply  
33 data, chip select, and clocking signals to the external  
34  
35

SUBSTITUTE SHEET



-13-

1 memory module. Line PA3 would remain as an input line  
2 to receive the data out (DO) from the external memory  
3 module 17.

4       After this reconfiguration step 127, the  
5 program goes 129 into its read command function 131 as  
6 follows. A binary high signal is supplied to chip  
7 select input CS. A read command comprising the follow-  
8 ing format 11000A3A2A1A0 is sent over the PA0 pin to the  
9 D1 data input line 75. The last four digits, A3, A2,  
10 A1, A0 are the 4-bit address for the 16-bit register  
11 that is to be read out. The data is clocked out by  
12 clocking signals supplied over the PA2 pin to the SK  
13 input 79. Accordingly, 16 bits of data are clocked out  
14 over the DO output terminal to input pin PA3. The  
15 16 bits of data are stored as two 8-bit bytes in the  
16 static RAM of the I/O chip 37 (Figure 5). This process  
17 is repeated 16 times, varying the address bits A3, A2,  
18 A1, A0 from 0000 to 1111 for each time, so as to address  
19 each register in the E<sup>2</sup> PROM of the external memory  
20 module 71. When all the data has been read out, the  
21 chip select CS input provided by pin PA1 is dropped low.  
22 This brings up the last step 133. The three pins that  
23 were configured as output lines, PA0, PA1 and PA2, are  
24 reconfigured 135 to be input lines again. This is  
25 accomplished by replacing the binary 1's in the respec-  
26 tive positions of the Data Direction Register A with  
27 binary 0's. The A port then again becomes an input port  
28 for receiving data on all five input lines. A manually-  
29 manipulative controller such as a joystick may then be  
30 utilized by this port.

31       Prior to any programming function whereby new  
32 data is written into the external memory module 17, an  
33 erase function must be performed to set all the bit  
34 positions in the 16-bit registers of the external memory  
35 module to a binary "1". This operation is accomplished

SUBSTITUTE SHEET



-14-

1 in the manner illustrated by the flow chart of Figure 8.  
2 Assume again that the external memory module 17 is  
3 connected to pins PA0, PA1, PA2 and PA3 of port A.  
4 Before an erase function can be performed, three of  
5 these pins, PA0, PA1 and PA2 must be configured as  
6 output pins. This is step 109. It is performed in the  
7 manner discussed above.

8 As soon as the external memory module is  
9 configured to receive clocking, data, and chip select,  
10 an erase/write enable (EWEN) command must be sent 113.  
11 This command is sent as follows. The CS chip select  
12 input is set high. A data signal in the form 10011000  
13 is sent over PA0 pin to the data input pin D1. This  
14 data is clocked in at SK by the clocking signal at  
15 pin PA2. When this step is completed, the CS chip  
16 select is dropped to a low. This completes the sending  
17 of the EWEN 115.

18 The next step 117 is an erase all registers  
19 command (ERAL), which is accomplished as follows. The  
20 CS chip select input is raised. A data signal in the  
21 form 100100000 is sent over pin PA0 to the DI input of  
22 the external memory module. This data is clocked over  
23 the clocking input SK from pin PA2. When this data is  
24 all clocked in, the CS chip select signal is again  
25 lowered. That completes this function 119.

26 The next function 121 to be performed is an  
27 erase/write disable command (EWDS). The erase/write  
28 disable command is accomplished in the following manner.  
29 The CS chip select signal is raised to a high at  
30 pin PA1. A data signal 100000000 is transmitted to the  
31 external memory module at its data input line DI by way  
32 of pin PA0. This data is clocked in by the clocking  
33 signal supplied to the SK input at pin PA2. When this  
34 data is clocked in, the chip select signal is again  
35 lowered. This completes 123 the erase/write disable

SUBSTITUTE SHEET





-15-

1 function. The entire contents of memory in the external  
2 memory module is now in a binary 1 condition. At this  
3 point all the pins are again reconfigured 125 in the  
4 manner described in connection with Figure 7. The pins  
5 that were configured as output pins are again input  
6 pins. In this erased condition, the external memory  
7 module is ready to receive new data.

8         The procedure for supplying new data to the  
9 external memory module 17 is set forth in the flow chart  
10 of Figure 9. Assuming that the external memory  
11 module 17 is still connected to the same pins of the  
12 A port, the first step 137 is to set three of the  
13 pins PA0, PA1 and PA2 to be output lines so that data  
14 may be supplied to the D1, CS and SK inputs of the  
15 external memory module. Upon this operation being  
16 completed 139, an erase/write enable command (EWEN) is  
17 sent 141 in the manner described with respect to  
18 step 113 of Figure 8. Upon reception 143 of this  
19 programming enable command, a write command 145 is sent  
20 sixteen times in the following 9-bit format:  
21 10100A3A2A1A0. The last four bits A3A2A1A0 are the  
22 address of the register to be written into. These four  
23 bits change from 0000 to 1111 as each register is  
24 addressed. This operation transmits 32, 8-bit bytes of  
25 data from the static RAM in the I/O circuit 37 to  
26 pin PA0 to be inputted into the external memory module  
27 at input line D1. Upon completing 147 the writing of  
28 all the registers in the external memory module, an  
29 erase/write disable instruction 149 is performed in the  
30 manner of step 121 of Figure 8. Completion 151 of the  
31 EWDS instruction activates the procedure for reconfigur-  
32 ing the three pins that were configured as output pins  
33 into input pins. This is accomplished in the manner  
34 described above in connection with Figure 7.

35

SUBSTITUTE SHEET



-16-

1            Obviously, many different programs may be  
2 stored in the external program memory module 17 by use  
3 of the routines described above to supplement and  
4 enhance the particular game program stored in the game  
5 cartridge. It is therefore to be understood that within  
6 the scope of the appended claims, the invention may be  
7 practiced otherwise than as specifically described.

SUBSTITUTE SHEET



-17-

WHAT IS CLAIMED IS:

1. In combination with a computer connectable to a television unit and utilizing game cartridges for determining the particular game to be played, said video game computer also having connector sockets for receiving multi-pin plugs from manually-manipulatable control devices, the improvement which comprises:

a nonvolatile memory means for connection to the computer by plug connecting means;

means for recognizing the nonvolatile memory means is connected to the computer; and

means for storing information related to the game defined by the game cartridge in said nonvolatile memory means.

2. In the improved computer of Claim 1 further comprising a housing means for housing said nonvolatile memory means and said plug connecting means, said plug connecting means being adapted to mate with a connector of the computer.

3. In the improved computer of Claim 2 wherein said means for recognizing that the nonvolatile memory means is connected to the computer is activated after the game determined by the game cartridge is over.

SUBSTITUTE SHEET



-18-

4. In the improved computer of Claim 1,  
further comprising:

means to determine if a high score is  
stored in the nonvolatile memory means;

5 means to determine if the present  
score is higher; and

means to store the present score in  
the nonvolatile memory means if it is  
higher than the stored score.

5. In the improved computer of Claim 1  
wherein said storing means comprises:

means for erasing the contents of  
said nonvolatile memory means; and

5 means for writing data bits into said  
nonvolatile memory means after said memory  
means has been erased.

6. In the improved computer of Claim 1  
wherein said storing means comprises:

5 means for configuring at least one  
pin connector in one multi-pin socket of  
the computer as an output before beginning  
any data transfer operation; and

10 means for reconfiguring the pin con-  
nector serving as an output during data  
transfer back to an input after the data  
transfer operation is complete.

7. In combination with a computer connectable  
to a CRT unit and utilizing a separate insertable medium  
for determining the function to be performed by said  
computer, the computer also being adapted to physically  
5 connect to an input/output device by way of pin connec-  
tors, the improvement which comprises:

**SUBSTITUTE SHEET**



-19-

an external memory means adapted for  
physical connection to the computer;  
means for recognizing the memory  
means is physically connected; and  
means for storing information related  
to the function defined by said insertable  
medium in said external memory means.

8. The improved computer of Claim 7 wherein  
said external memory means comprises a housing for the  
memory which includes a plug connector for connecting  
the memory to the computer.

9. The improved computer of Claim 7 wherein  
said storing means comprises:

means for configuring at least one  
pin connector of the computer as an output  
before starting any data transfer opera-  
tion between the computer and the external  
memory; and

means for reconfiguring the pin con-  
nector serving as an output during data  
transfer back to an input after the data  
transfer operation is completed.

10. The improved computer of Claim 7 wherein  
said storing means comprises:

means for erasing the contents of  
said external memory means; and

means for writing data into said  
external memory means after said memory  
means has been erased.

-20-

11. In combination with a computer connect-  
able to a CRT unit and utilizing a separate insertable  
medium for determining the function to be performed by  
said computer, the computer being adapted to physically  
5 connect to an input/output device by way of connectors,  
the improvement which comprises:

an external memory means adapted for  
physical connection to the computer;

10 means for recognizing the memory  
means is physically connected;

means for configuring at least one  
line of the connector of the computer as  
an output before starting a data transfer  
operation between the computer and the  
15 external memory; and

means for reconfiguring the pin con-  
nector serving as an output during data  
transfer back to an input after the data  
transfer operation is completed.

SUBSTITUTE SHEET



1/9




FIG. 1

SUBSTITUTE SHEET






FIG. 2



3/9




FIG. 3

SUBSTITUTE SHEET






FIG. 4

# SUBSTITUTE SHEET







FIG. 5

SUBSTITUTE SHEET





7/9





FIG. 7

8/9


FIG. 8



SUBSTITUTE SHEET



9/9



SUBSTITUTE SHEET



# INTERNATIONAL SEARCH REPORT

International Application No

PCT/US84/00765

<b>I. CLASSIFICATION OF SUBJECT MATTER</b> (if several classification symbols apply, indicate all) <sup>3</sup>		
According to International Patent Classification (IPC) or to both National Classification and IPC		
INT. CL. <sup>8</sup> G06F 15/44; A63F 9/22		
U.S. CL. 364/410; 273/85G		
<b>II. FIELDS SEARCHED</b>		
Minimum Documentation Searched <sup>4</sup>		
Classification System	Classification Symbols	
U.S.	273/85G, DIG 26, DIG 28 364/410	
Documentation Searched other than Minimum Documentation to the Extent that such Documents are Included in the Fields Searched <sup>5</sup>		
<b>III. DOCUMENTS CONSIDERED TO BE RELEVANT</b> <sup>14</sup>		
Category <sup>*</sup>	Citation of Document, <sup>16</sup> with indication, where appropriate, of the relevant passages <sup>17</sup>	Relevant to Claim No. <sup>18</sup>
Y	US,A, 4,156,928 (Inose et al) 29 May 1979	1,2,6-9 and 11
A	US,A, 4,259,668 (Nishimura et al) 31 March 1981	
Y	US,A, 4,300,207 (Eivers et al) 10 November 1981	6, 9 and 11
A,P	US,A, 4,386,773 (Bronstein) 07 June 1983	
A,P	US,A, 4,432,067 (Nielsen) 14 February 1984	
Y	GB,A, 2,070,810 (Yokoi et al) 9 September 1981	1-11
<p><sup>*</sup> Special categories of cited documents: <sup>15</sup></p> <p>"A" document defining the general state of the art which is not considered to be of particular relevance</p> <p>"E" earlier document but published on or after the international filing date</p> <p>"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)</p> <p>"O" document referring to an oral disclosure, use, exhibition or other means</p> <p>"P" document published prior to the international filing date but later than the priority date claimed</p> <p>"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention</p> <p>"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step</p> <p>"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.</p> <p>"&amp;" document member of the same patent family</p>		
<b>IV. CERTIFICATION</b>		
Date of the Actual Completion of the International Search <sup>2</sup>		Date of Mailing of this International Search Report <sup>2</sup>
20 JUNE 1984		03 JUL 1984
International Searching Authority <sup>1</sup>		Signature of Authorized Officer <sup>20</sup>
ISA/US		<i>Gerry Smith</i>



## FURTHER INFORMATION CONTINUED FROM THE SECOND SHEET

A,T

Buchsbaum, W.H. and Mauro, R.  
'Microprocessor-based electronic  
games', 1983, Mc Graw-Hill Inc.,  
New York, pages 253-266.

Y

MARSTM and JUMPBUG<sup>TM</sup> advertisement.  
Play Meter, Vol. 8, No. 5, March 1,  
1982, pages 60, 61, 91 and 92.

1-11

V. ☐ OBSERVATIONS WHERE CERTAIN CLAIMS WERE FOUND UNSEARCHABLE <sup>10</sup>

This international search report has not been established in respect of certain claims under Article 17(2) (a) for the following reasons:

1. ☐ Claim numbers \_\_\_\_\_, because they relate to subject matter <sup>12</sup> not required to be searched by this Authority, namely:

2. ☐ Claim numbers \_\_\_\_\_, because they relate to parts of the international application that do not comply with the prescribed requirements to such an extent that no meaningful international search can be carried out <sup>13</sup>, specifically:

VI. ☐ OBSERVATIONS WHERE UNITY OF INVENTION IS LACKING <sup>11</sup>

This International Searching Authority found multiple inventions in this international application as follows:

1. ☐ As all required additional search fees were timely paid by the applicant, this international search report covers all searchable claims of the international application.

2. ☐ As only some of the required additional search fees were timely paid by the applicant, this international search report covers only those claims of the international application for which fees were paid, specifically claims:

3. ☐ No required additional search fees were timely paid by the applicant. Consequently, this international search report is restricted to the invention first mentioned in the claims; it is covered by claim numbers:

4. ☐ As all searchable claims could be searched without effort justifying an additional fee, the International Searching Authority did not invite payment of any additional fee.

## Remark on Protest

☐ The additional search fees were accompanied by applicant's protest.

☐ No protest accompanied the payment of additional search fees.