

(19) World Intellectual Property
Organization
International Bureau



(43) International Publication Date
22 January 2004 (22.01.2004)

PCT

(10) International Publication Number
WO 2004/008232 A1

(51) International Patent Classification⁷: **G02F 1/025**

(21) International Application Number:

PCT/GB2003/002949

(22) International Filing Date: 8 July 2003 (08.07.2003)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:

0216143.8

12 July 2002 (12.07.2002) GB

(71) Applicant (for all designated States except US):
BOOKHAM TECHNOLOGY PLC [GB/GB]; 90
Milton Park, Abingdon, Oxon OX1 4RY (GB).

(72) Inventor; and

(75) Inventor/Applicant (for US only): **DAY, Ian, Edward**
[GB/GB]; 10 Chestnut Avenue, Headington, Oxon OX3
9JH (GB).

(74) Agents: **CLAYTON-HATHWAY, Anthony, Nicholas et al.**; Fry Heath & Spence LLP, The Gables, Massetts Road, Horley, Surrey RH6 7DQ (GB).

(81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.


(84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

— with international search report

[Continued on next page]

(54) Title: SEMICONDUCTOR OPTICAL WAVEGUIDE DEVICE



(57) Abstract: A semiconductor optical waveguide device (1) comprising a semiconductor layer (3) having an upper surface (5), and a lower surface (7) which is defined by a lower confinement layer (9), the semiconductor layer having formed therein: (a) a waveguide (13); (b) at least one recess (19) adjacent to the waveguide (13) and extending from the upper surface (5) of the semiconductor layer (3); (c) at least one doped region (21, 23), at least part of which is situated between a said recess (19) and the lower confinement layer (9); and (d) at least one trench (25) adjacent to a said doped region (21, 23) and recess (19) and situated on an opposite side thereof to the waveguide, wherein the (or each) trench (25) extends from the upper surface of the semiconductor layer (3).

WO 2004/008232 A1



For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

Semiconductor Optical Waveguide Device

The present invention relates to semiconductor optical waveguide devices, and particularly to their use in electro-optic modulators.

Semiconductor optical waveguide devices in which the semiconductor material is doped to produce p and/or n doped regions are very well known. For example, semiconductor rib waveguide devices are known in which a p-i-n diode is formed across the waveguide such that charge carriers are injected into the region of the waveguide in which an optical wave propagates (during use). The p-i-n diode therefore acts as an electro-optic modulator since the injection of charge carriers into the semiconductor waveguide affects the complex effective refractive index of the waveguide, and thereby affects the phase and amplitude of the optical wave propagating therein.

P.D. Hewitt and G.T. Reed of the Department of Electrical and Electronic Engineering, University of Surrey, UK, have reported (in the Journal of Lightwave Technology, Vol. 19, No. 3, March 2001) a mathematical simulation study of a silicon rib waveguide p-i-n modulator envisaged to comprise "lateral" n⁺ and p⁺ doped regions on opposite sides of the rib, and a p⁺ "top" doped region on the rib. A vertical trench comprising silica is provided in the silicon (of the simulated modulator) adjacent to each lateral doped region, on the opposite side of the adjacent region to the rib waveguide. The authors of the paper reported that the closer each vertical trench is to its respective lateral doped region, the greater is the refractive index change (for a particular current density) of the waveguide between the lateral doped regions. This dependence of the refractive index change on the position of the vertical trenches is ascribed by the authors to the presence of free carriers on opposite sides of the lateral doped regions to that of the rib waveguide.

International Patent Application No. PCT/GB99/02537 published as WO 00/10039 (Bookham Technology), which pre-dates the reporting of the above simulation study, discloses a lateral doped silicon rib waveguide modulator of similar construction to that envisaged in the simulation study (but without the "top" doping on the rib of the waveguide) with the vertical trenches immediately adjacent to the lateral doped regions.

The inventors of the present invention have now devised a type of novel and inventive semiconductor optical waveguide device which enables p-i-n modulators with significantly improved operating performance to be fabricated.

According to a first aspect, the present invention provides a semiconductor optical waveguide device comprising a semiconductor layer having an upper surface, and a lower surface which is defined by a lower confinement layer, the semiconductor layer having formed therein:

- (a) a waveguide;
- (b) at least one recess adjacent to the waveguide and extending from the upper surface of the semiconductor layer;
- (c) at least one doped region, at least part of which is situated between a said recess and the lower confinement layer; and
- (d) at least one trench adjacent to a said doped region and recess and situated on an opposite side thereof to the waveguide, wherein the (or each) trench extends from the upper surface of the semiconductor layer.

Preferably the (or each) trench of the device is deeper than its adjacent recess.

In some embodiments of the invention, the (or each) recess is spaced apart from its adjacent trench. In alternative embodiments of the invention,

the (or each) recess is not spaced apart from its adjacent trench, so that the recess and trench comprise a single larger feature.

Advantageously, the (or each) doped region may extend substantially to the lower confinement layer.

According to a second aspect, the invention provides a semiconductor optical waveguide device comprising a semiconductor layer having an upper surface, and a lower surface which is defined by a lower confinement layer, the semiconductor layer having formed therein:

- (a) a waveguide;
- (b) at least one doped region extending substantially to the lower confinement layer; and
- (c) at least one trench adjacent to, and spaced apart from, a said doped region and situated on an opposite side thereof to the waveguide, wherein the (or each) trench extends from the upper surface of the semiconductor layer.

In preferred embodiments of both aspects of the invention, the (or each) trench extends substantially to the lower confinement layer.

The combination of (on one hand) the trench(es) and (on the other hand) the recess(es) and/or the extension of the doped region(s) to the confinement layer has been found by the inventors to result in vastly improved confinement of the free electrical charge carriers. Such improved confinement of the charge carriers leads to a significant improvement in the efficiency of devices in accordance with the invention in comparison to known devices. While not wishing to be limited by any particular theory, the inventors believe that a combination of lateral and vertical charge carrier confinement (which the present invention can provide) is synergistic and results in greater

improvements in device efficiency than might have been expected in hindsight.

The confinement layer preferably is a confinement layer for electrical charge carriers (i.e. it confines the electrical charge carriers). Advantageously, the confinement layer may also be an optical confinement layer (i.e. it may confine the optical mode propagated by the waveguide).

Preferably the semiconductor layer comprises silicon (especially crystalline silicon). The lower confinement layer preferably is an electrically insulating layer. Advantageously, therefore, the device may be a silicon-on-insulator (SOI) device. The lower confinement layer therefore preferably comprises silica. Preferably there is a substrate layer below the lower confinement layer. The substrate layer preferably comprises silicon.

The terms "upper", "lower", "above", "below", etc. used in this specification are not intended to denote any absolute orientation, but relative positions with respect to the waveguide and the confinement layer. By "lateral" is generally meant substantially perpendicular to the length of the waveguide and substantially parallel to the lower confinement layer.

The waveguide of the device according to the invention preferably is a rib waveguide. The rib waveguide preferably comprises an elongate rib portion and slab regions on immediately adjacent opposite lateral sides of the rib portion, the rib portion projecting above the slab regions. The slab regions of the waveguide generally do not have a definite lateral boundary; the extent to which the optical mode spreads laterally into the slab regions is normally determined primarily by its confinement by the rib portion and the lower confinement layer. The (or each) doped region, trench and (where present) recess preferably is situated in a slab region of the device which comprises a continuous lateral extension of the slab region of the waveguide. In fact, the (or each) doped region (and recess, where present) may form part of the slab

region of the waveguide itself because there may be some overlap between the optical mode and the (or each) doped region. Such overlapping is, however, generally undesirable since it causes optical attenuation, and hence it is preferably minimal.

The, or each, trench of the device may be left open (with or without one or more protective layers, e.g. of silica). Alternatively, the trench (es) may be partially or completely filled with a material different to that of the semiconductor layer, e.g. silica, amorphous silicon, or some other deposit (s).

Devices according to the invention may be formed by known semiconductor device fabrication techniques, including photolithography and etching of the semiconductor layer to fabricate the various features formed therein.

Embodiments of the invention will now be described, by way of example, with reference to the accompanying drawings, of which:

Figure 1 is a schematic cross-sectional view of a first embodiment of a semiconductor optical waveguide device according to the invention;

Figure 2 is a schematic cross-sectional view of second embodiment of a semiconductor optical waveguide device according to the invention; and

Figure 3 is a schematic cross-sectional view of a third embodiment of a semiconductor optical waveguide device according to the invention.

Figure 1 shows, in schematic cross-section, an embodiment of a semiconductor optical waveguide device 1 according to the invention. The device comprises a semiconductor layer 3 (comprising crystalline silicon) having an upper surface 5 and a lower surface 7 which is defined by a lower

confinement layer 9. The lower confinement layer is a layer of silica, and below this is a substrate layer 11 of silicon.

The semiconductor layer 3 has formed therein a rib waveguide 13 comprising a rib portion 15 and slab regions 17 on opposite lateral sides of the rib portion; the rib portion 15 projects above the slab regions 17. The semiconductor layer 3 also includes a pair of recesses 19 on opposite lateral sides of the waveguide 13 (i.e. each recess being situated adjacent to a respective lateral side of the waveguide). The recesses 19 each extend from the upper surface 5 of the semiconductor layer downwardly towards the lower confinement layer 9, but spaced apart from the confinement layer. Also provided in the semiconductor layer 3 are doped regions 21 and 23 of the semiconductor material. Each doped region is situated between a respective recess 19 and the lower confinement layer 9, and extends from the recess to the confinement layer. The doped regions (which are termed "lateral" doped regions) are formed by doping in a direction from the bases of the recesses towards the lower confinement layer, e.g. by ion implantation and/or diffusion. Doped region 21 is an n-doped (e.g. n⁺-doped) region, and region 23 is a p-doped (e.g. p⁺-doped) region. Consequently the device comprises a lateral doped p-i-n diode, which preferably functions as a modulator (the waveguide region being an intrinsic semiconductor region between laterally situated n- and p-doped regions).

Although this is not illustrated in the figures, devices according to the invention may additionally include one or more "top" doped regions, e.g. a doped region of the rib portion 15 of the waveguide. Alternatively, devices according to the invention may comprise a single lateral doped region 21 or 23 and at least one top doped region, e.g. a doped region of the rib portion of the waveguide.

The semiconductor layer 3 of the device illustrated in Figure 1 also includes a pair of trenches 25. Each trench 25 is adjacent to, and laterally spaced apart

from, a respective doped region and associated recess, and is situated on an opposite lateral side of the doped region and recess to that of the waveguide. Each trench 25, extends from the upper surface 5 of the semiconductor layer to the lower confinement layer 9, and is defined by two sidewalls (i.e. an outer sidewall 28 and an inner sidewall 29). The trenches consequently provide lateral confinement of the free electrical charge carriers present in the semiconductor layer by virtue of the doped regions. The lower confinement layer also provides vertical confinement of the charge carriers, and these two types of confinement in combination have been found to result in a particularly efficient p-i-n diode arrangement.

Figure 2 shows, schematically a device 31 according to the invention which is identical to that shown in Figure 1 (with like features having the same reference numerals) except that in this case each trench 25 is not spaced apart from its adjacent recess 19 so that there is no laterally outer wall of the recess (or, put differently, the laterally outer wall of the trench has become the laterally outer wall of its adjacent recess). Consequently each recess and adjacent trench comprise a single larger feature, designated by reference numeral 27. In the Figure 2 embodiment, the doped regions 21 and 23 are bounded not only by the base of their respective recess 19 and the lower confinement layer 9, but also by the inner sidewall 29 of their respective trench 25. This embodiment consequently provides the greatest degree of confinement to the electrical charge carriers supplied by the doped regions, and hence the greatest increase in efficiency.

The closer a trench is positioned to its respective doped region, the greater is the confinement of the charge carriers supplied by that doped region. The extreme of this is illustrated (as described above) in the example of Figure 2 in which there is no separation between the (or each) trench and its respective doped region.

Figure 3 discloses a third embodiment of the invention, which is in accordance with the second aspect of the invention. This embodiment is similar to that shown in Figure 1, except that in this case the device 41 does not include any recesses 19. Instead, the doped regions 33 and 35 extend from the upper surface 5 of the slab regions 17 on opposite sides of the rib portion 15. The doped regions 33 and 35 extend to the lower confinement layer 9.

Claims

1. A semiconductor optical waveguide device comprising a semiconductor layer having an upper surface, and a lower surface which is defined by a lower confinement layer, the semiconductor layer having formed therein:
 - (a) a waveguide;
 - (b) at least one recess adjacent to the waveguide and extending from the upper surface of the semiconductor layer;
 - (c) at least one doped region, at least part of which is situated between a said recess and the lower confinement layer; and
 - (d) at least one trench adjacent to a said doped region and recess and situated on an opposite side thereof to the waveguide, wherein the (or each) trench extends from the upper surface of the semiconductor layer.
2. A device according to Claim 1, wherein the (or each) trench is deeper than its adjacent recess.
3. A device according to Claim 1 or Claim 2, in which the (or each) recess is spaced apart from its adjacent trench.
4. A device according to Claim 1 or Claim 2, in which the (or each) recess is not spaced apart from its adjacent trench, so that the recess and trench comprise a single larger feature.
5. A device according to any preceding claim, in which the (or each) doped region extends substantially to the lower confinement layer.

6. A semiconductor optical waveguide device comprising a semiconductor layer having an upper surface, and a lower surface which is defined by a lower confinement layer, the semiconductor layer having formed therein:
 - (a) a waveguide;
 - (b) at least one doped region extending substantially to the lower confinement layer; and
 - (c) at least one trench adjacent to, and spaced apart from, a said doped region and situated on an opposite side thereof to the waveguide, wherein the (or each) trench extends from the upper surface of the semiconductor layer.
7. A device according to any preceding claim, in which the (or each) trench extends substantially to the lower confinement layer.
8. A device according to any preceding claim, in which the waveguide is a rib waveguide, comprising a rib portion.
9. A device according to any preceding claim, in which the semiconductor comprises silicon.
10. A device according to any preceding claim, in which the lower confinement layer is a confinement layer for electrical charge carriers.
11. A device according to any preceding claim, in which the lower confinement layer is a confinement layer for an optical mode propagated by the waveguide.

12. A device according to any preceding claim, in which the lower confinement layer is an electrically insulating layer.
13. A device according to any preceding claim, in which the lower confinement layer comprises silica.
14. A device according to any preceding claim, in which there is a substrate layer below the lower confinement layer.
15. A device according to Claim 14, in which the substrate layer comprises silicon.
16. A device according to any preceding claim, in which there are two said doped regions, the doped regions being situated on opposite sides of the waveguide.
17. A device according to Claim 1 or any claim dependent thereon, in which there are two said recesses, the recesses being situated on opposite sides of the waveguide.
18. A device according to any preceding claim, further comprising an additional doped region.
19. A device according to Claim 18 when dependent upon Claim 8, in which the additional doped region is situated in the rib portion of the rib waveguide.

20. A device according to any preceding claim, in which there are two said trenches, the trenches being situated on opposite sides of the waveguide.
21. A device according to Claim 16 or any claim dependent thereon, in which the doped regions comprise n-doped and p-doped regions.
22. A device according to any preceding claim, which comprises a p-i-n diode.
23. A device according to Claim 22, which comprises a lateral p-i-n diode.
24. A device according to any preceding claim, which comprises an optical modulator.
25. An apparatus comprising a plurality of devices according to any preceding claim.
26. A device substantially as hereinbefore described and/or as illustrated in the accompanying drawings.




Fig. 1




Fig. 2




Fig. 3

INTERNATIONAL SEARCH REPORT

Internat Application No
PCT/GB 03/02949

A. CLASSIFICATION OF SUBJECT MATTER

IPC 7 G02F1/025

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 G02F

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, INSPEC, WPI Data

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	HEWITT P D ET AL.: "Improved modulation performance of a silicon p-i-n device by trench isolation" JOURNAL OF LIGHTWAVE TECHNOLOGY, MARCH 2001, IEEE, USA, vol. 19, no. 3, pages 387-390, XP002258534 ISSN: 0733-8724	6-16, 18-24
Y	chapter "III. DEVICE STRUCTURE" abstract; figure 1	1-5, 17
Y	US 6 374 001 B1 (BOZEAT ROBERT J ET AL) 16 April 2002 (2002-04-16) column 8, line 42 -column 10, line 67; figures 3-6	1-5, 17

☐ Further documents are listed in the continuation of box C.

☒ Patent family members are listed in annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier document but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

"&" document member of the same patent family

Date of the actual completion of the international search

21 October 2003

Date of mailing of the international search report

05/11/2003

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

Wahl, M

INTERNATIONAL SEARCH REPORT

International application No.
PCT/GB 03/02949

Box I Observations where certain claims were found unsearchable (Continuation of item 1 of first sheet)

This International Search Report has not been established in respect of certain claims under Article 17(2)(a) for the following reasons:

1. ☐ Claims Nos.:
because they relate to subject matter not required to be searched by this Authority, namely:
2. ☒ Claims Nos.: 26
because they relate to parts of the International Application that do not comply with the prescribed requirements to such an extent that no meaningful International Search can be carried out, specifically:
see FURTHER INFORMATION sheet PCT/ISA/210
3. ☐ Claims Nos.:
because they are dependent claims and are not drafted in accordance with the second and third sentences of Rule 6.4(a).

Box II Observations where unity of invention is lacking (Continuation of item 2 of first sheet)

This International Searching Authority found multiple inventions in this international application, as follows:

1. ☐ As all required additional search fees were timely paid by the applicant, this International Search Report covers all searchable claims.
2. ☐ As all searchable claims could be searched without effort justifying an additional fee, this Authority did not invite payment of any additional fee.
3. ☐ As only some of the required additional search fees were timely paid by the applicant, this International Search Report covers only those claims for which fees were paid, specifically claims Nos.:
4. ☐ No required additional search fees were timely paid by the applicant. Consequently, this International Search Report is restricted to the invention first mentioned in the claims; it is covered by claims Nos.:

Remark on Protest

- ☐ The additional search fees were accompanied by the applicant's protest.
- ☐ No protest accompanied the payment of additional search fees.

FURTHER INFORMATION CONTINUED FROM PCT/ISA/ 210

Continuation of Box I.2

Claims Nos.: 26

Claim 26 could not be searched since it vaguely refers to the description and drawings without giving a clear and unambiguous definition of the subject matter to be claimed.

The applicant's attention is drawn to the fact that claims, or parts of claims, relating to inventions in respect of which no international search report has been established need not be the subject of an international preliminary examination (Rule 66.1(e) PCT). The applicant is advised that the EPO policy when acting as an International Preliminary Examining Authority is normally not to carry out a preliminary examination on matter which has not been searched. This is the case irrespective of whether or not the claims are amended following receipt of the search report or during any Chapter II procedure.

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No
PCT/GB 03/02949

Patent document cited in search report		Publication date	Patent family member(s)		Publication date
US 6374001	B1	16-04-2002	GB	2323450 A	23-09-1998
			CN	1257586 T	21-06-2000
			EP	0968455 A1	05-01-2000
			WO	9843128 A1	01-10-1998
			GB	2337132 A ,B	10-11-1999
			JP	2001526797 T	18-12-2001