## (12) UK Patent Application (19) GB (11) 2 219 113(13)A

(43) Date of A publication 29.11.1989

(21) Application No 8911401.1

(22) Date of filing 18.05.1989

(30) Priority data (31) 196999

(32) 20.05.1988

(33) US

(71) Applicant

Teledyne Industries Inc

(Incorporated in the USA - Delaware)

1901 Avenue of the Stars, Los Angeles, California 90067, United States of America

(72) Inventors Sheng-Hann Lee Marina Shou-Chun Chao

(74) Agent and/or Address for Service Pollak Mercer & Tench High Holborn House, 52-54 High Holborn, London, WC1V 6RY, United Kingdom

(51) INT CL4 G06G 7/28

(52) UK CL (Edition J) G4G GPA G3A4 G3D

(56) Documents cited **GB 1362110 A** 


GB 0659576 A


(58) Field of search UK CL (Edition J) G4G GPA INT CL' G06G


## (54) Curve approximating circuits


(57) A curve approximating circuit or log video amplifier includes a summing amplifier 45 and plural switches, D1, D2, D3, for coupling weighted inputs of the summing amplifier 45 either to a supplied input signal e, or to corresponding ones of a plurality of constant voltages V<sub>c1</sub>, V<sub>c2</sub>, V<sub>c3</sub>. The switches D1, D2, D3 are preferably formed of Schottky diodes and the constant voltages  $V_{c1}$ ,  $V_{c2}$ ,  $V_{c3}$  are preferably developed by plural voltage divider networks.


M-706


















PRIOR ART

FIG. 2E








FIG. 3B












FIG. 4B









## CURVE APPROXIMATING CIRCUITS DESCRIPTION

This invention relates to curve approximating circuits or logarithmic amplifiers, such as are used for dynamic range expansion in video frequency systems.

In many electronic circuits it is desirable to implement a non-linear or variable slope transfer function such as a logarithmic transfer function of the form e<sub>out</sub> = A<sub>1</sub>log(e<sub>in</sub>), where e<sub>in</sub> is an input voltage signal, e<sub>out</sub> is an output voltage signal, and A<sub>1</sub> is an amplification constant. Such non-linear transfer functions are particularly useful for compressing and decompressing signals of wide dynamic range (e.g. 60dB) in telecommunication systems. Circuits which provide such transfer functions are sometimes referred to as log video amplifiers (LVA) because of their popularity in video frequency systems.


Reference is now made to Figures 1 and 2 of the accompanying drawings, in which:

- 25 Fig. 1 is a graph of a logarithmic transfer function,
  - Fig. 2A is a schematic diagram of a previous logarithmic circuit employing saturation-limited amplifiers,
- Fig. 2B is a graph of the transfer function of a previous saturation-limited amplifier,
  - Fig. 2C shows a saturation-limited amplifier comprising a diode clamping circuit,
- Fig. 2D graphs the current versus voltage 35 characteristics of a conventional clamping diode, and

Fig. 2E is a schematic of a differential amplifier sometimes used to form the saturation-limited amplifiers of Fig. 2A.

It can be seen, by referring to the logarithmic curve shown in Fig. 1, that the output signal versus input signal derivative, or slope, of the curve eout = log(ein) decreases monotonically as the input voltage ein increases. This means that the small signal gain d(eout)/d(ein) of a circuit implementing the logarithmic transfer function (or other variable slope function) needs to change with input signal level. It is common practice to approximate variable slope curves of this nature by using a multiple section approximating circuit 20, such as shown in Fig. 2A.

The multiple section approximating circuit 20 comprises a plurality of saturation-limited amplifiers SA1, SA2, SA3, ..., SAn, a voltage summing means 25 for summing



1 respective output signals  $e_{01}$ ,  $e_{02}$ ,  $e_{03}$ , . . . ,  $e_{0n}$  of the saturation-limited amplifiers SA<sub>1</sub>-SA<sub>n</sub>, and a plurality of nonsaturable amplifiers  $NA_1$ ,  $NA_2$ , . . .  $NA_{n-1}$  connected in series between input nodes of the saturation-limited amplifiers. The input voltage signal ein is presented to the input node of the first saturation-limited amplifier  $\mathtt{SA}_1$ 6 while a once amplified version of the input signal  $e_{x1} = G_{N}$ ein appears at the input node of the second saturationlimited amplifier SA2, a twice amplified version of the input signal  $e_{x2} = G_N^2$   $e_{in}$  appears at the input node of the third saturation-limited amplifier  $SA_3$ , and eventually, an (n-1) times amplified version of the input signal  $e_{xn-1}$  = 12  $G_N^{(n-1)}e_{in}$  appears at the input node of the last saturation limited amplifier  $SA_n$ , amplification factor  $G_N$  here being the gain of nonsaturable amplifiers  $NA_1$ ,  $NA_2$ , . . . ,  $NA_{n-1}$ . 15 The saturation-limited amplifiers  $SA_1$ - $SA_n$  each have an 16 input/output characteristic curve 5 such as shown in Fig. 2B 17 wherein the output signal eol of amplifier SAl for example, increases as a linear ramp function  $e_{ol}=k_{l}e_{in}$  while the 19 input signal  $e_{in}$  is relatively small and then, at some 20 saturation-limiting point  $P_{\mathbf{S}}$  along the input scale, the magnitude of the output signal  $e_{ol}$  asymptotically flattens out towards a maximum level emax as the magnitude of the input signal  $e_{in}$  is further increased. This type of curve 5 25 can be used to approximate a section of a log curve 6 to a maximum allowable approximation error as indicated by the separation between solid curve 5 and dash-dot curve 6 in 27 28 Fig. 2B. Nonsaturable amplifiers  $NA_1-NA_{n-1}$  have linear ramp-like characteristics over the full range of input 30 signal ein. Figure 2C illustrates one circuit SA' for implementing 31 the saturation-limited amplifiers  $\mathtt{SA}_1$ - $\mathtt{SA}_n$ . A first terminal of a clamping diode  $D_{clamp}$  is coupled to a low resistance output  $R_{\text{out}}$  (e.g. 4 ohms) of a linear amplifier 10 having a gain  $K_1$ . The circuit SA' is arranged in a manner which causes the diode  $D_{clamp}$  to be forward biased and driven into a saturated portion 12 (Figure 2D) of its current versus voltage characteristic curve 14 whenever the amplifier

```
^{1} output voltage v_0 exceeds a clamping voltage v_{clamp} provided
 2 at a second terminal of the diode D<sub>clamp</sub>. The output
 ^{3} resistance R_{\hbox{\scriptsize out}} is chosen sufficiently small so that its
 4 presence is negligible for low level outputs V_o << V_{clamp}
 but sufficiently high such that the clamping diode D<sub>clamp</sub>
 6 will be protected from burn out when high level output
    signals V_O > V_{clamp} are developed.
          The operation of diode based circuits such as SA' of
 ^{9} Fig. 2C may be undesirably affected by an inherent
10 temperature sensitivity characteristic of the clamping diode
    D<sub>clamp</sub>, which is particularly pronounced near saturation,
and by the inability of the diode D<sub>clamp</sub> to quickly come out
^{13} of saturation (recovery time) when the output voltage \mathrm{V}_{\mathrm{O}}
^{14} suddenly jumps from a level well above the clamping voltage,
v_o \gg v_{clamp}, to a level below the clamping voltage,
16 \text{ V}_{\text{O}} < \text{V}_{\text{clamp}}. The so-called recovery time of the clamping
^{17} diode ^{2} tends to increase as the diode is driven
18 further into saturation. Also the usable dynamic range of
19 circuit SA' is generally limited to 6 db (for ±0.3 db
20 approximation error) when approximating the log curve 6
21 (Fig. 2B).
22
         Referring back to Fig. 1, it should be understood that
    if a 60 db dynamic range is desired, ten stages SA_1-SA_{10} of
^{24} the SA' configuration would be required. Also it should be
^{25} understood that when the input voltage signal e_{in} of circuit
    20 is relatively small, all the saturation-limited
27 amplifiers SA_1 - SA_n are expected to be operating in linear
28 portions of their respective transfer curves so that the
    cumulative slope, S_1 = d(e_{01} + e_{02} + e_{03} + \dots +
    e_{on})/d(e_{in}) of the summed output signal, e_{out} = e_{01} + e_{02} +
31 ... + e_{on}, is relatively steep at a first point P_1 along
32 the abscissa of the Fig. 1 plot. As the magnitude of the
    input voltage signal e_{in} increases to a second point P_2, the
    n-1 times amplified input signal e_{\times n} presented to the last
^{35} saturation-limited amplifier \mathtt{SA}_n forces that amplifier \mathtt{SA}_n
36 to clamp into a saturation mode. The corresponding slope
37 term d(e_{on})/d(e_{in}) contributed to the total output gain
38 \text{ d}(e_{\text{out}})/d(e_{\text{in}}) by the last output signal e_{\text{on}} approaches zero
```

```
and a second, less steep slope S_2 = d(e_{o1} + e_{o2} + ... +
   e_{on-1})/d(e_{in}) results at second point P_2. When the
   magnitude of the input voltage signal e_{in} increases to yet a
   third point P_3, the next to last saturation-limited
   amplifier, e.g. SA3, goes into a saturation mode and this
6 further decreases the slope or small signal gain of the
   circuit 20. Eventually the first saturation-limited
   amplifier SA<sub>1</sub> of the series SA<sub>1</sub> - SA<sub>n</sub> is also driven into a
   saturation mode and the slope d(e_{out})/d(e_{in}) flattens out to
10
    zero. A reverse process, of progressive increases in
   circuit gain, takes place when the magnitude of the input
11
   voltage signal e_{in} decreases past points P_3, P_2 and P_1.
         The multiple section circuit 20 of Fig. 2A has a number
13
   of disadvantages, most notable of which is a requirement for
14
   a large number of amplifiers. Whenever further slope
15
    approximating steps, e.g., slopes S_4, S_5, . . . , are
   desired for the purpose of decreasing the approximation
17
   error and/or increasing the total dynamic range of the
18
   approximating circuit 20, the addition of individual
19
    saturation-limited amplifiers, e.g., SA_{n+1}, SA_{n+2}, . . . and
20
    nonsaturable amplifiers, e.g., \mathrm{NA}_{\mathrm{n}}, \mathrm{NA}_{\mathrm{n+1}}, . . . on a two
   amplifiers per step basis is required for each additional
22
23
   slope approximating step desired. This two-for-one
   amplifiers per step increase disadvantageously adds to the
25
   cost and complexity of the approximating circuit 20.
    further exacerbates a signal propagation delay problem which
26
    is already inherent in the multiple section approximating
    circuit 20. The serial topology of nonsaturable amplifiers
28
    \mathrm{NA}_1 through \mathrm{NA}_{\mathrm{n-1}} mandates that low level input signals
    (non-saturating signals) propagate through the summed time
    delays of all the nonsaturable amplifier stages \mathtt{NA}_1-\mathtt{NA}_{n-1}
    before a valid summed output signal e_{\mbox{out}} can be developed at
   output node 25a of the summing means 25. This additive type
    of time delay disadvantageously reduces the rise time of the
    summed output signal eout. The delay due to the low level
    signal propagation problem is particularly annoying when the
36
    circuit 20 must handle very small but very fast changing
37
    input signals e_{in} such as may occur in video systems. The
```

serial ganging of amplifiers  $NA_1 - NA_{n-1}$  also  $^{2}$  disadvantageously acts to narrow the overall bandwidth of 3 the system with respect to low level, high-frequency input signals. A bandwidth constriction effect is known to occur when multiple amplifiers having identical structures are strung together in serial fashion. Yet another problem associated with low level signals is that of adjusting the zero points of saturation-limited amplifiers SA1-SAn and non-saturable amplifiers  $NA_1-NA_{n-1}$  so all the amplifiers will produce zero level output signals e01-e0n simultaneously when the input signal  $e_{\mbox{\scriptsize in}}$  is at a zero level (zero offset adjustment problem). 13 At the other end of the input scale, where relatively large but again very fast changing input signals (saturating signals) ein are presented (for example, input signals 16 having step-like waveforms of large magnitude and steep falling edges), the response time of circuit 20 is limited  $^{18}$  by the time it takes for saturation-limited amplifiers  $\mathtt{SA}_1 ^{19}$  SA $_{\rm n}$  to recover out of saturation. The recovery time of each 20 saturation-limited amplifier may be defined as the time 21 needed to recover out of saturation and reenter the linear 22 portion of its operating curve. This recovery time tends to  $^{23}$  increase as the amplifier is driven deeper and deeper into  $^{24}$  saturation. The last saturation-limited amplifier  ${\tt SA}_n$  which  $^{25}$  receives the n-1 times amplified input signal  $e_{nx}$  =  $^{26}$   $G_{N}^{(n-1)}e_{in}$  will tend to be driven far more heavily into 27 saturation than will front end amplifiers  $SA_2$  or  $SA_1$ . As  $^{28}\,$  such the last amplifier  $\mathrm{SA}_{\mathrm{n}}$  will have the most difficulty in  $^{29}\,$  coming out of saturation when the input signal  $\mathbf{e_{in}}$  shifts  $^{30}$  rapidly from a relatively high level to a relatively low 31 level. This saturation recovery phenomenon can 32 significantly limit the usable frequency range of the 33 multiple section approximating circuit 20. In cases where the circuit 20 is to operate with high 35 frequency signals, such as present in video processing  $^{36}$  circuits (DC-20MH $_{\mathrm{z}}$ ), all the amplifiers  $\mathrm{SA}_{1}$ - $\mathrm{SA}_{n}$  and  $\mathrm{NA}_{1}$ - $^{37}$  NA $_{n-1}$  need to be of a very high frequency variety  $^{38}$  (bandwidths > 20 MH $_{\mathrm{z}}$ ) in order to compensate for the above-

1 described low level signal propagation problem and the high level saturation recovery problem. When this high frequency 3 requirement is placed on all the amplifiers of circuit 20, 4 it can greatly increase the cost and complexity of the overall circuit. The multiple section circuit 20 of Figure 2A is 6 sometimes referred to, when it is formed with amplifiers  $SA_1$  -  $SA_n$  each having a diode clamped circuit configuration 9 such as shown in Figure 2C, as a linear-limited log video amplifier circuit. Another circuit, referred to as a non-10 ll linear log amplifier, is disclosed in a book by Richard 12 Smith Hughes, "Logarithmic Amplification", Artech House, 13 1986. The latter circuit is often used in place of the 14 linear-limited log circuit for implementing logarithmic 15 transfer functions. The non-linear log circuit utilizes 16 differential amplifiers with constant current sources such 17 as shown in Figure 2E in place of clamping diodes for 18 limiting output voltage in a saturation-like manner. 19 advantages of such non-linear limiting circuits is that they 20 can offer a greater dynamic range than diode clamping 21 circuits (usually 13 db per stage for ±0.3 db error versus 22 the 6 db range per stage of diode clamped circuit) and they 23 can be designed to overcome the saturation recovery problem 24 of clamping diodes as well as the need for larger number of 25 stages. But the non-linear log amplifier circuits generally 26 suffer from severe temperature instability (e.g. changes in gain and saturation knee point relative to temperature), 28 problems with accurate alignment of knee points of multiple stages along a desired transfer function curve, and more 29 importantly, they don't overcome the small signal 31 propagation delay problem associated with serial ganging of 32 video stages. A third circuit for realizing the log transfer function 33 34 uses multiple RF detectors coupled to tap points of a 35 multiple stage microwave amplifier. The third circuit is 36 often referred to either as an RFDLVA (radio frequency 37 detector log video amplifier) or a successive detection

38 LVA. While the RFDLVA may offer improved rise time

response, its primary disadvantages are linearity, cost, complexity and temperature sensitivity.

In accordance with the present invention, a logarithmic amplifier or other transfer function 5 approximating circuit comprises a plurality of voltage dividers each formed of first and second resistive elements joined at a voltage generating node so as to produce different constant voltage levels at respective voltage generating nodes when no currents are supplied 10 from other elements of the circuit to the voltage generating nodes. A plurality of level triggered switches, e.g. switching diodes, are each connected to respective ones of the voltage generating nodes so as to couple a voltage changing current to each of the 15 nodes when the corresponding switch is closed (switching diode is forward biased) and to not couple a voltage changing current to the node when the switch is open (switching diode is reverse biased).

first terminal connected to its respective voltage generating node and a second terminal connected to the other switches at a common input node. As the magnitude of an input voltage supplied to the common input node changes, some of the switches (switching diodes) may be rendered non-conductive (reverse biased) because the input voltage causes the switches (diodes) to be triggered open (switched OFF) and other of the switches (switching diodes) may be rendered conductive (forward biased) because the input voltage causes them 30 to be triggered closed (switched ON). As a result of

1 this action, the input voltage appears (ignoring minor voltage drops of closed switches) at the voltage generating 2 nodes of the switches (diodes) that are switched ON 3 (conductive) and the different constant voltages appear at 4 the voltage generating nodes of the switches (diodes) that 5 6 are switched OFF (nonconductive). The voltage levels appearing at the plural voltage 7 generating nodes, be they constant or input signal 8 dependent, are passed through attenuation networks or 9 amplifier input networks of preferably differing 10 attenuation/amplification factors, and summed to produce a 11 summed output voltage at an output node. 12 A different number of switches (diodes) will be 13 switched ON or OFF as the input signal changes in 14 magnitude. The small signal gain of the system will 15 accordingly change in response to changes in the input 16 signal magnitude because the constant voltages that appear 17 at the voltage generating nodes of those of the switches 18 (diodes) that open (become nonconductive) in response to a 19 change in input signal magnitude will contribute only a zero 20 21 term to the small signal gain of the system. A transfer function of continuously decreasing slope 22 with respect to increasing input signal magnitude may be 23 obtained by suitably arranging the switches/diodes to become 24 nonconductive in sequence so that the slope contribution of 25 their corresponding voltage generating nodes sequentially 26 converge toward zero. Only one summing amplifier with 27 plural input terminals is needed for summing the constant or 28 input signal dependent voltages developed at multiple 29 voltage generating nodes. The problems of adding more 30 approximating steps to the circuit transfer function, 31 avoiding small signal propagation delay and/or minimizing 32 large signal saturation recovery are obviated. A simple 33 solution to the problem of approximating a multiple slope 34 35 transfer function is made possible. 36

37

38

The present invention thus provides a curve approximating circuit of substantially simpler construction and of improved performance than prior art circuits. The invention avoids the saturation recovery problem of the prior art clamping diode system, and overcomes the time delay and bandwidth constriction problems associated with serially ganged amplifiers.

The invention is further described below, by way of example, with reference to the remaining Figures of the accompanying drawings, in which:

Fig. 3A is a schematic diagram of one portion of a variable slope approximating circuit in accordance with the invention,

Fig. 3B graphs the transfer function of the one 15 portion shown in Fig. 3A,

Fig. 4A is a schematic diagram of a first curve approximating circuit in accordance with the present invention;

Fig. 4B graphs the transfer function of the 20 circuit of Fig. 4A,

Fig. 5A is a block diagram of a second circuit in accordance with the present invention,


Fig. 5B shows a variation on the theme of Fig. 5A, Fig. 6 is a schematic diagram of a third circuit including a temperature compensating and process

variation compensating feature,

25

Fig. 7 shows a voltage divider version of the invention, and

Fig. 8 is a schematic of an embodiment employing 30 the features of Figs. 6 and 7.



\* 1

```
1
 2
          Referring to Fig. 3A, the operation of a sub-circuit 30
    of one embodiment of the invention will be first
    explained. The sub-circuit 30 comprises a switching diode
    \mathbf{D}_1, a resistor \mathbf{R}_1 coupling the anode of diode \mathbf{D}_1 to a
    constant voltage +V_{C1}, and a high input impedance amplifier
    A_1 having a predetermined gain G_1. Resistor R_1 and the
    anode of diode \mathrm{D}_1 are joined at a voltage generating node \mathrm{N}_2
    which supplies intermediate voltage V_{\rm N2} to the high
10
    impedance input of amplifier A_1. Input voltage V_{N1} is
11
    applied to the cathode of the diode \mathrm{D}_1 through an input node
12
13
          If the input voltage \mathbf{V}_{\mathbf{N}\mathbf{1}} is sufficiently high relative
    to the constant voltage + v_{cl} at the anode of \mathbf{D}_{l} so as to
    cause diode \mathbf{D}_1 to be reverse biased, the diode \mathbf{D}_1 will not
15
16
    contribute any current to the voltage generating node N_2 and
17
    the intermediate voltage at that node will be a constant
18
    level V_{N2} = + V_{C1}. Resistor R_1 in essence couples the
    constant voltage +v_{cl} to the voltage generating node v_2.
19
    the input voltage \mathbf{V}_{\mathbf{N}\mathbf{1}} is now decreased so that the switching
    diode \mathbf{D}_1 comes into conduction, the diode \mathbf{D}_1 will begin to
    withdraw a current I_1 from the voltage generating node N_2
    and thereby decrease the intermediate voltage V_{N2} in
24
    accordance with the formula V_{N2} = V_c - I_1R_1. Under this
    condition, the intermediate voltage V_{\rm N2} will equal the value
26
    of the applied input voltage V_{\mbox{\scriptsize Nl}} plus the forward drop of
    switched-on diode \mathrm{D}_1. Amplifier \mathrm{A}_1 multiplies voltage \mathrm{V}_{\mathrm{N}2}
27
    by a predetermined gain factor G_1 to produce a final voltage
    V_{N3} at node N_3 in accordance with the formulas:
30
          v_{N3} = G_1(v_c-I_1R_1) = G_1(v_{N1}+v_{D1}) for v_{N1} < v_{N2}
31
          V_{N3} = G_1 V_C \text{ for } V_{N1} \ge V_{N2}
    where \mathbf{V}_{\mathrm{D1}} is the forward drop across diode \mathbf{D}_{\mathrm{1}}. In many
    instances, e.g. AC signal analysis, the forward drop voltage
    V_{\text{Dl}} can be assumed to be close to zero and neglected.
          The behavior of this sub-circuit 30 is illustrated in
35
                It should be noted that the slope {\rm d}({\rm V}_{\rm N3})/{\rm d}({\rm V}_{\rm N1})
```

37 goes to zero when the input voltage  $V_{\rm Nl}$  increases beyond a switching point  $P_{\rm Sl}$  and that the location of this switching

 $^{
m l}$  point along the  ${
m V}_{
m N1}$  axis is determined by the value of the constant voltage  $+V_{C1}$  produced at the voltage generating node  $N_2$  as a result of potential coupling through resistor If an ideal switching diode which has no forward voltage drop is assumed for diode D1, the switching point  $P_{S1}$  will be exactly equal to the constant voltage  $+V_{C1}$ . 7 Fig. 4A is a schematic diagram of a first curve 8 approximating circuit 40 in accordance with the present invention. It can be seen that this curve approximating circuit 40 employs a plurality of diode/resistor subcircuits  $D_1/R_1$ ,  $D_2/R_2$ ,  $D_3/R_3$  such as the sub-circuit 30 shown in Fig. 3A. The cathodes of diodes  $D_1-D_3$  are all connected to a common input node  $N_1$ . The anodes of diodes  $\mathrm{D}_1\text{-}\mathrm{D}_3$ , on the other hand, are individually coupled to different constant voltages  $+v_{C1}$ ,  $+v_{C2}$ ,  $+v_{C3}$  by respective potential coupling resistors R<sub>1</sub>, R<sub>2</sub> and R<sub>3</sub>. Respective intermediate node voltages  $\mathbf{V_{N21}},~\mathbf{V_{N22}}$  and  $\mathbf{V_{N23}}$  at the anodes of sub-circuits  $\mathrm{D}_1/\mathrm{R}_1$  through  $\mathrm{D}_3/\mathrm{R}_3$  are summed by a voltage summing amplifier 45 having a plurality of high-impedance 20 input terminals 41, 42 and 43. Of importance, the switching points  $P_{S1}-P_{S3}$  of the three D/R sub-circuits are set to different values by suitable selection of constant voltages  $V_{c1}$ ,  $V_{c2}$  and  $V_{c3}$  so that diodes D1-D3 become reverse biased at different points along the input signal voltage scale and they switch off in sequence as the magnitude of input signal  $V_{\text{Nl}}$  increases. Input terminals 41, 42 and 43 of the summing amplifier are preferably each associated with different gain 28 factors or signal weighting factors,  $G_1$ ,  $G_2$  and  $G_3$  which are approximately one order of magnitude apart from one another (e.g., 10, 100, 1000) so as to develop a logarithmic-like transfer function. The transfer function of the circuit 40 32 may be expressed as: 33  $e_{out}/e_{in} = [G_1V_{N21} + G_2V_{N22} + G_3V_{N23}]/e_{in}$ where  $V_{N2i} = e_{in}$  for  $e_{in} \leq V_{ci}$  and i = 1, 2, 3; and  $V_{N2i} = V_{ci}$  for  $e_{in} > V_{ci}$  and i = 1, 2, 3. It will, of course, be understood that in cases where a 37 summing amplifier 45 has input terminals 41-43 of finite input impedances that the Thevenin equivalency theorem can

\* .

I be applied to draw an equivalent circuit having an amplifier 2 with infinite input impedances and appropriate series 3 resistances coupling the inputs to the Thevenin equivalent voltage sources of voltages  $+V_{cl}$  and  $e_{in}$ . 4 The transfer function curve of circuit 40 is shown in 5 Fig. 4B. It will of course be understood that additional 6 linear ramp segments can be added to the curve simply by adding more input terminals to the single summing amplifier 45 and more D/R sub-circuits between common input node  $N_1$ and the additional input terminals of the summing amplifier. This feature is a clear advantage over the 11 12 expansion requirements of the previous serial circuit 20 shown in Fig. 2A. There is no need to add more amplifiers 13 to circuit 40 when expansion is desired. There are no 14 propagation delay penalties or saturation recovery time 15 problems in circuit 40 similar to the problems encountered 16 with circuit 20. Diodes  $D_1 - D_3$  are not in saturation when 17 switching occurs but rather coming into or out of reverse 18 bias so very little charge needs to be moved about the diode 19 junctions when a gain change is desired. Low level input 20 21 signals do not need to propagate serially through a large number of stages in circuit 40. Instead, the input signal 22 is split current-wise to pass in parallel through the diode 23 switches  $D_1-D_3$ , when each of the latter is closed, to input 25 terminals 41-43 of the summing amplifier. As such a remarkable simplification of the circuit is obtained 27 together with improved performance. Fig. 5A shows a block diagram of another curve 28 approximating circuit 50 having generic switches  $\mathrm{SW}_1$  -  $\mathrm{SW}_3$ 29 responsively coupled to a switch control 51 such that the 30 switches respectively open or close when the magnitude of a 31 supplied input signal  $e_{in}$  passes pre-set trip points  $P_{S1}$ ,  $P_{S2}$  and  $P_{S3}$  of different values. Each of the switches, when closed, applies the input signal  $e_{in}$  to respective input terminals 51, 52 and 53 of summing amplifier 55. When one of the switches  $SW_1$  -  $SW_3$  opens, a corresponding one of 36 resistors  $\mathbf{R}_1$ ,  $\mathbf{R}_2$  and  $\mathbf{R}_3$  pulls its corresponding one of input 37 terminals 51, 52 and 53 to one of constant voltage levels

```
v_{c1}, v_{c2} and v_{c3}. Input gains G_1, G_2 and G_3 of input
 2 terminals 51-53 are preferably each set to a different value
 3 to produce a logarithmic-like variable gain transfer
    function. Switches SW_1 - SW_3 may be formed of any suitable
    components including for example, Schottky diodes, Schottky
    transistors and/or high speed field effect transistors
    having gates charged to different voltages V<sub>G1</sub>-V<sub>G3</sub> and
    sources/drains acting as opposed ends of dual terminal
    switches SW<sub>1</sub> - SW<sub>3</sub>.
10
         Fig. 5B shows a variation on the theme of Fig. 5A
    wherein three-terminal switches SW1'-SW3' couple input
11
    terminals of summing amplifier 155 either to receive input
12
    signal e_{in} or constant voltages V_{C1} - V_{C3} in accordance with
    the magnitude of input signal ein relative to trip points
    P_{s1}, P_{s2} and P_{s3} set by control 151. Switches SW_1' through
    SW3' may, again, be composed of various types of transistors
    and/or diodes as desired. It is within the contemplation of
17
    the present invention to include switches for programmably
    changing the constant voltages V_{c1}-V_{c3} or the trip-points
   P_{s1}-P_{s3} in response to computer generated instruction
21
    signals when such circuit programmability is desired.
22
         Fig. 6 shows a temperature compensated version 60 of
23
    the invention. Diodes D_0 - D_3 are preferably all Schottky
    diodes (high speed metal-semiconductor junctions) integrally
    formed on a common substrate or otherwise matched during
   manufacture such that they have substantially identical
    voltage and/or current versus temperature dependencies.
27
   Input amplifier 64 forces the voltage at node N_0 to follow
    the magnitude of input voltage ein in a mirror replicating-
    like linear manner as a result of a negative feedback loop
    formed by a temperature insensitive voltage divider
    comprised of resistors R_A and R_B. The voltage at node N_1
   will include the temperature dependent forward drop \mathbf{V}_{\mathbf{DO}} of
   diode Do. Temperature dependency cancellation occurs when
   one of the diodes \mathrm{D}_1 - \mathrm{D}_3 is switched on by an input signal
36 e_{in} together with diode D_0 so that the voltage at the
37 corresponding amplifier input terminals, terminal 61 for
```

38 example, will be of the form  $V_{N61} = V_{NO} - V_{DO} + V_{D1}$ .

```
1 Process and temperature variations in the terms \mathbf{V}_{\text{D0}} and \mathbf{V}_{\text{D1}}
2 tend to cancel each other out both in the DC sense and AC
   sense because of the back-to-back relation between diode D_0
   and diodes D_1-D_3 when moving from the input mirroring node
   N_0 to any one of amplifier input nodes N61, N62 or N63.
   Currents through diodes D_0 through D_3 are preferably kept
   high to minimize the small signal AC impedance dV_{\rm D}/dI_{\rm D} =
    26mV/I_D(ma) @ 25°C of the diodes D_0-D_3.
         The present invention contemplates the use of plural
9
    voltage dividers such the R_{\mbox{\scriptsize Al}}/R_{\mbox{\scriptsize Bl}} divider shown in Figure 7
   for generating voltages v_{C1} through v_{Cn} at the G_1 - G_n input
    terminals of a summing amplifier 75. Those skilled in the
    art will readily understand how power supply voltages +V_C
    and -V_C can be converted to different potential levels V_{C1} -
    V_{Cn}, free of temperature and manufacturing variations, using
15
    simple voltage division and how the circuit of Fig. 7 may be
    integrally fabricated on a semiconductive substrate
17
18
    (integrated circuit chip).
         Figure 8 shows a circuit 80 employing the principles of
19
    Figs. 6 and 7. Operation amplifiers 84 and 85 are used for
    amplifying the input signal ein. The negative input
    terminal 85a of amplifier 85 acts as a virtual ground point
    at which the currents of resistors R_7, R_{10} and R_{13} are
               It will be noted that the diodes D_0 - D_3 of Fig. 8
24
    are inverted in polarity relative to the ones discussed thus
    far. It should be understood from this that the input
    voltage signal e_{in} is of a negative polarity and that diodes
    D_0-D_3 are switched closed when the voltage at node N_1 is
    less negative than respective negative voltages V_A, V_B, V_C
    and V_D at the cathodes of diodes D_0-D_3. Operation amplifier
    85 together with gain-determining resistors \mathbf{R_7,\ R_{10},\ R_{13}} and
    R_{14} forms the summing amplifier. In one embodiment of the
    circuit shown in Fig. 8 the components listed in the
34
    following table were used.
35
```

37

38

1	TABLE				
2					
3	<b>R</b> <sub>1</sub> :	220 ohms	R <sub>10</sub> :	1.0K	
4	R <sub>2</sub> :	220 ohms	R <sub>11</sub> :	5.1K	
5	R <sub>3</sub> :	3.9K	R <sub>12</sub> :	2.0K	
6	R <sub>4</sub> :	2.0K	R <sub>13</sub> :	2.4K	
7	R <sub>5</sub> :	15 ohms	R <sub>14</sub> :	820 ohms	
8	R <sub>6</sub> :	2.0K	D0-D3:	Motorla MBD101	
9	R <sub>7</sub> :	82 ohms	84-85:	Analog Devices	
10	R <sub>8</sub> :	470 ohms		Operational	
11	•			Amplifier	
12				AD5539	
13	R <sub>q</sub> :	5.1K	$-\nabla = -8$	-V = -8 Volts	
14	7				
15	Nume	Numerous variations and modifications of the circuit			

Numerous variations and modifications of the circuits disclosed above will, of course, occur to those skilled in the art once the principles of the present invention are understood. As such, the scope of the invention is not to be limited to the above embodiments but rather defined to encompass the subject matter of the following claims.

## CLAIMS

5

10

30

35

1. A curve approximating circuit comprising:

plural limiting networks including a voltage input node, a voltage output node, a constant voltage node, a resistor joining the voltage output node to the constant voltage node, and a switching diode connecting the voltage input node to the voltage output node, wherein the respective voltage input nodes of the limiting networks are coupled to receive a common input signal and wherein different constant voltages will appear at the voltage output nodes of the limiting networks when the diodes of the limiting networks are reverse biased; and

summing means having plurality input terminals coupled to the voltage output nodes of the limiting networks, for summing voltages developed at the respective voltage output nodes and producing a summed output voltage.

- 2. A circuit as claimed in claim 1 wherein the input terminals of the summing means are each coupled to signal attenuating/amplifying means which attenuate/amplify voltages developed at the input terminals in accordance with different attenuation/amplification factors.
  - 3. A circuit as claimed in claim 1 or 2 wherein the switching diodes include Schottky barrier junctions.
    - 4. A curve approximating circuit comprising:

a summing amplifier having first to nth input multiplier means of differing multiplier factors  $G_1$  to  $G_n$  for multiplying the magnitude of a plurality of first to nth input voltage signals;

first to nth potential coupling means for respectively coupling first to nth constant

30

35

voltages  $v_{\text{C1}}$  -  $v_{\text{Cn}}$  to the first to nth input multiplier means; and

first to nth switches having respective first terminals coupled to the first to nth input multiplier means and second terminals all coupled to a common signal receiving node, the switches operating to open at different magnitude values of a common input signal supplied to the common signal receiving node.

- 5. A circuit as claimed in claim 4 wherein the summing amplifier comprises an operational amplifier and a plurality of resistors each having one terminal coupled to an input node of the operational amplifier and a second terminal forming a respective portion of first to nth input multiplier means.
  - 6. A circuit as claimed in claim 4 wherein the first to nth switches include first to nth diodes which respectively become reverse biased when corresponding ones of the switches are open.
- 7. A circuit as claimed in claim 6 wherein the diodes are Schottky diodes.
  - 8. A circuit as claimed in claim 4 wherein the first to nth potential coupling means respectively comprise first to nth voltage dividing networks supplying constant voltages  $V_{\rm C1}$   $V_{\rm Cn}$  to the first to nth summing amplifier input means.
    - 9. A curve approximating circuit comprising:

summing means having first to nth weighted inputs for producing an output signal of the form  $e_{out} = G_1e_1 = G_2e_2 + \dots + G_ne_n$  where  $G_i$  is a weighting factor of input i,  $e_i$  is a signal applied to input i, and n is an integer greater than one; and

first to nth switching means each connected to selectively couple the first to nth weighted

inputs of the summing means so that the inputs respond substantially either to an input signal  $e_{in}$  supplied to the switching means or to corresponding ones of first to nth constant voltages  $V_{C1} - V_{Cn}$ , the first to nth switching means being responsive to the supplied input signal  $e_{in}$  so as to each switch at a different level of the supplied input signal  $e_{in}$ .

- 10. A circuit as claimed in claim 9 wherein the summing means includes first to nth attenuation/amplification networks for attenuating/amplifying the applied input signals e<sub>1</sub>-e<sub>n</sub> by attenuation/amplification factors corresponding to weighting factors G<sub>1</sub> to G<sup>2</sup><sub>n</sub> and a current summing means coupled to the attenuation/amplification networks for summing currents of respective amplified/attenuated signals developed by the attenuation/amplification networks.
- 11. A circuit as claimed in claim 9 comprising temperature drift compensating means, interposed between an input node where the supplied input signal is produced or a mirror node where a mirror replica of the supplied input signal is produced and the first through nth switching means, for cancelling out temperature related voltage changes of the switching means, the compensating means including components that are temperature-wise substantially identical to those of the switching means.
- 12. A circuit as claimed in claim 11 wherein the 30 first to nth switching means include first to nth switching diodes and the temperature drift compensating means includes a matched voltage drop cancelling diode which is voltage-wise in an opposed back-to-back relation with the first to nth switching diodes such 35 that temperature related drifts in the forward bias

voltages of the first to nth switching diodes are matched by an equivalent voltage change across the opposed voltage drop cancelling diode.

13. A curve approximating circuit substantially as herein described with reference to Figures 4A & 4B, Figure 5A, Figure 5B, Figure 6, Figure 7 or Figure 8 of the accompanying drawings.