

(21) Application No 8911401.1

(22) Date of filing 18.05.1989

(30) Priority data

(31) 196999

(32) 20.05.1988

(33) US

(51) INT CL⁴
G06G 7/28

(52) UK CL (Edition J)
G4G GPA G3A4 G3D

(56) Documents cited
GB 1362110 A GB 0659576 A

(58) Field of search
UK CL (Edition J) G4G GPA
INT CL⁴ G06G

(71) Applicant
Teledyne Industries Inc

(Incorporated in the USA - Delaware)

1901 Avenue of the Stars, Los Angeles,
California 90067, United States of America


(72) Inventors
Sheng-Hann Lee
Marina Shou-Chun Chao

(74) Agent and/or Address for Service
Pollak Mercer & Tench
High Holborn House, 52-54 High Holborn, London,
WC1V 6RY, United Kingdom

(54) Curve approximating circuits

(57) A curve approximating circuit or log video amplifier includes a summing amplifier 45 and plural switches, D1, D2, D3, for coupling weighted inputs of the summing amplifier 45 either to a supplied input signal e_{in} or to corresponding ones of a plurality of constant voltages V_{c1} , V_{c2} , V_{c3} . The switches D1, D2, D3 are preferably formed of Schottky diodes and the constant voltages V_{c1} , V_{c2} , V_{c3} are preferably developed by plural voltage divider networks.

M-706






FIG. 1






FIG. 2A




PRIOR ART

FIG. 2B




PRIOR ART

FIG. 2C



PRIOR ART

FIG. 2D



PRIOR ART
FIG. 2E




FIG. 3A






FIG. 3B






FIG. 4B




FIG. 5B




FIG. 6




FIG. 7




FIG. 8

80

5

CURVE APPROXIMATING CIRCUITS

DESCRIPTION

This invention relates to curve approximating
circuits or logarithmic amplifiers, such as are used
10 for dynamic range expansion in video frequency systems.

In many electronic circuits it is desirable to
implement a non-linear or variable slope transfer
function such as a logarithmic transfer function of the
form $e_{out} = A_1 \log(e_{in})$, where e_{in} is an input voltage
15 signal, e_{out} is an output voltage signal, and A_1 is an
amplification constant. Such non-linear transfer
functions are particularly useful for compressing and
decompressing signals of wide dynamic range (e.g. 60dB)
in telecommunication systems. Circuits which provide
20 such transfer functions are sometimes referred to as
log video amplifiers (LVA) because of their popularity
in video frequency systems.

Reference is now made to Figures 1 and 2 of the
accompanying drawings, in which:

25 Fig. 1 is a graph of a logarithmic transfer
function,

Fig. 2A is a schematic diagram of a previous
logarithmic circuit employing saturation-limited
amplifiers,


30 Fig. 2B is a graph of the transfer function of a
previous saturation-limited amplifier,

Fig. 2C shows a saturation-limited amplifier
comprising a diode clamping circuit,

35 Fig. 2D graphs the current versus voltage
characteristics of a conventional clamping diode, and

Fig. 2E is a schematic of a differential amplifier sometimes used to form the saturation-limited amplifiers of Fig. 2A.

It can be seen, by referring to the logarithmic curve shown in Fig. 1, that the output signal versus input signal derivative, or slope, of the curve $e_{out} = \log(e_{in})$ decreases monotonically as the input voltage e_{in} increases. This means that the small signal gain $d(e_{out})/d(e_{in})$ of a circuit implementing the logarithmic transfer function (or other variable slope function) needs to change with input signal level. It is common practice to approximate variable slope curves of this nature by using a multiple section approximating circuit 20, such as shown in Fig. 2A. The multiple section approximating circuit 20 comprises a plurality of saturation-limited amplifiers $SA_1, SA_2, SA_3, \dots, SA_n$, a voltage summing means 25 for summing



1 respective output signals e_{o1} , e_{o2} , e_{o3} , . . . , e_{on} of the
 2 saturation-limited amplifiers SA_1 - SA_n , and a plurality of
 3 nonsaturable amplifiers NA_1 , NA_2 , . . . NA_{n-1} connected in
 4 series between input nodes of the saturation-limited
 5 amplifiers. The input voltage signal e_{in} is presented to
 6 the input node of the first saturation-limited amplifier SA_1
 7 while a once amplified version of the input signal $e_{x1} = G_N$
 8 e_{in} appears at the input node of the second saturation-
 9 limited amplifier SA_2 , a twice amplified version of the
 10 input signal $e_{x2} = G_N^2 e_{in}$ appears at the input node of the
 11 third saturation-limited amplifier SA_3 , and eventually, an
 12 (n-1) times amplified version of the input signal $e_{xn-1} =$
 13 $G_N^{(n-1)} e_{in}$ appears at the input node of the last saturation
 14 limited amplifier SA_n , amplification factor G_N here being
 15 the gain of nonsaturable amplifiers NA_1 , NA_2 , . . . , NA_{n-1} .

16 The saturation-limited amplifiers SA_1 - SA_n each have an
 17 input/output characteristic curve 5 such as shown in Fig. 2B
 18 wherein the output signal e_{o1} of amplifier SA_1 for example,
 19 increases as a linear ramp function $e_{o1} = k_1 e_{in}$ while the
 20 input signal e_{in} is relatively small and then, at some
 21 saturation-limiting point P_s along the input scale, the
 22 magnitude of the output signal e_{o1} asymptotically flattens
 23 out towards a maximum level e_{max} as the magnitude of the
 24 input signal e_{in} is further increased. This type of curve 5
 25 can be used to approximate a section of a log curve 6 to a
 26 maximum allowable approximation error as indicated by the
 27 separation between solid curve 5 and dash-dot curve 6 in
 28 Fig. 2B. Nonsaturable amplifiers NA_1 - NA_{n-1} have linear
 29 ramp-like characteristics over the full range of input
 30 signal e_{in} .

31 Figure 2C illustrates one circuit SA' for implementing
 32 the saturation-limited amplifiers SA_1 - SA_n . A first terminal
 33 of a clamping diode D_{clamp} is coupled to a low resistance
 34 output R_{out} (e.g. 4 ohms) of a linear amplifier 10 having a
 35 gain K_1 . The circuit SA' is arranged in a manner which
 36 causes the diode D_{clamp} to be forward biased and driven into
 37 a saturated portion 12 (Figure 2D) of its current versus
 38 voltage characteristic curve 14 whenever the amplifier

1 output voltage V_O exceeds a clamping voltage V_{clamp} provided
2 at a second terminal of the diode D_{clamp} . The output
3 resistance R_{out} is chosen sufficiently small so that its
4 presence is negligible for low level outputs $V_O \ll V_{\text{clamp}}$
5 but sufficiently high such that the clamping diode D_{clamp}
6 will be protected from burn out when high level output
7 signals $V_O > V_{\text{clamp}}$ are developed.

8 The operation of diode based circuits such as SA' of
9 Fig. 2C may be undesirably affected by an inherent
10 temperature sensitivity characteristic of the clamping diode
11 D_{clamp} , which is particularly pronounced near saturation,
12 and by the inability of the diode D_{clamp} to quickly come out
13 of saturation (recovery time) when the output voltage V_O
14 suddenly jumps from a level well above the clamping voltage,
15 $V_O \gg V_{\text{clamp}}$, to a level below the clamping voltage,
16 $V_O < V_{\text{clamp}}$. The so-called recovery time of the clamping
17 diode D_{clamp} tends to increase as the diode is driven
18 further into saturation. Also the usable dynamic range of
19 circuit SA' is generally limited to 6 db (for ± 0.3 db
20 approximation error) when approximating the log curve 6
21 (Fig. 2B).

22 Referring back to Fig. 1, it should be understood that
23 if a 60 db dynamic range is desired, ten stages SA₁-SA₁₀ of
24 the SA' configuration would be required. Also it should be
25 understood that when the input voltage signal e_{in} of circuit
26 20 is relatively small, all the saturation-limited
27 amplifiers SA₁ - SA_n are expected to be operating in linear
28 portions of their respective transfer curves so that the
29 cumulative slope, $S_1 = d(e_{o1} + e_{o2} + e_{o3} + \dots +$
30 $e_{on})/d(e_{\text{in}})$ of the summed output signal, $e_{\text{out}} = e_{o1} + e_{o2} +$
31 $\dots + e_{on}$, is relatively steep at a first point P₁ along
32 the abscissa of the Fig. 1 plot. As the magnitude of the
33 input voltage signal e_{in} increases to a second point P₂, the
34 n-1 times amplified input signal e_{xn} presented to the last
35 saturation-limited amplifier SA_n forces that amplifier SA_n
36 to clamp into a saturation mode. The corresponding slope
37 term $d(e_{on})/d(e_{\text{in}})$ contributed to the total output gain
38 $d(e_{\text{out}})/d(e_{\text{in}})$ by the last output signal e_{on} approaches zero

1 and a second, less steep slope $S_2 = d(e_{o1} + e_{o2} + \dots +$
2 $e_{on-1})/d(e_{in})$ results at second point P_2 . When the
3 magnitude of the input voltage signal e_{in} increases to yet a
4 third point P_3 , the next to last saturation-limited
5 amplifier, e.g. SA_3 , goes into a saturation mode and this
6 further decreases the slope or small signal gain of the
7 circuit 20. Eventually the first saturation-limited
8 amplifier SA_1 of the series $SA_1 - SA_n$ is also driven into a
9 saturation mode and the slope $d(e_{out})/d(e_{in})$ flattens out to
10 zero. A reverse process, of progressive increases in
11 circuit gain, takes place when the magnitude of the input
12 voltage signal e_{in} decreases past points P_3 , P_2 and P_1 .

13 The multiple section circuit 20 of Fig. 2A has a number
14 of disadvantages, most notable of which is a requirement for
15 a large number of amplifiers. Whenever further slope
16 approximating steps, e.g., slopes S_4 , S_5 , . . . , are
17 desired for the purpose of decreasing the approximation
18 error and/or increasing the total dynamic range of the
19 approximating circuit 20, the addition of individual
20 saturation-limited amplifiers, e.g., SA_{n+1} , SA_{n+2} , . . . and
21 nonsaturable amplifiers, e.g., NA_n , NA_{n+1} , . . . on a two
22 amplifiers per step basis is required for each additional
23 slope approximating step desired. This two-for-one
24 amplifiers per step increase disadvantageously adds to the
25 cost and complexity of the approximating circuit 20. It
26 further exacerbates a signal propagation delay problem which
27 is already inherent in the multiple section approximating
28 circuit 20. The serial topology of nonsaturable amplifiers
29 NA_1 through NA_{n-1} mandates that low level input signals
30 (non-saturating signals) propagate through the summed time
31 delays of all the nonsaturable amplifier stages NA_1-NA_{n-1}
32 before a valid summed output signal e_{out} can be developed at
33 output node 25a of the summing means 25. This additive type
34 of time delay disadvantageously reduces the rise time of the
35 summed output signal e_{out} . The delay due to the low level
36 signal propagation problem is particularly annoying when the
37 circuit 20 must handle very small but very fast changing
38 input signals e_{in} such as may occur in video systems. The

1 serial ganging of amplifiers $NA_1 - NA_{n-1}$ also
2 disadvantageously acts to narrow the overall bandwidth of
3 the system with respect to low level, high-frequency input
4 signals. A bandwidth constriction effect is known to occur
5 when multiple amplifiers having identical structures are
6 strung together in serial fashion. Yet another problem
7 associated with low level signals is that of adjusting the
8 zero points of saturation-limited amplifiers SA_1-SA_n and
9 non-saturable amplifiers NA_1-NA_{n-1} so all the amplifiers
10 will produce zero level output signals $e_{01}-e_{0n}$
11 simultaneously when the input signal e_{in} is at a zero level
12 (zero offset adjustment problem).

13 At the other end of the input scale, where relatively
14 large but again very fast changing input signals (saturating
15 signals) e_{in} are presented (for example, input signals
16 having step-like waveforms of large magnitude and steep
17 falling edges), the response time of circuit 20 is limited
18 by the time it takes for saturation-limited amplifiers SA_1-
19 SA_n to recover out of saturation. The recovery time of each
20 saturation-limited amplifier may be defined as the time
21 needed to recover out of saturation and reenter the linear
22 portion of its operating curve. This recovery time tends to
23 increase as the amplifier is driven deeper and deeper into
24 saturation. The last saturation-limited amplifier SA_n which
25 receives the $n-1$ times amplified input signal $e_{nx} =$
26 $G_N^{(n-1)}e_{in}$ will tend to be driven far more heavily into
27 saturation than will front end amplifiers SA_2 or SA_1 . As
28 such the last amplifier SA_n will have the most difficulty in
29 coming out of saturation when the input signal e_{in} shifts
30 rapidly from a relatively high level to a relatively low
31 level. This saturation recovery phenomenon can
32 significantly limit the usable frequency range of the
33 multiple section approximating circuit 20.

34 In cases where the circuit 20 is to operate with high
35 frequency signals, such as present in video processing
36 circuits (DC-20MHz), all the amplifiers SA_1-SA_n and NA_1-
37 NA_{n-1} need to be of a very high frequency variety
38 (bandwidths > 20 MHz) in order to compensate for the above-

1 described low level signal propagation problem and the high
2 level saturation recovery problem. When this high frequency
3 requirement is placed on all the amplifiers of circuit 20,
4 it can greatly increase the cost and complexity of the
5 overall circuit.


6 The multiple section circuit 20 of Figure 2A is
7 sometimes referred to, when it is formed with amplifiers
8 $SA_1 - SA_n$ each having a diode clamped circuit configuration
9 such as shown in Figure 2C, as a linear-limited log video
10 amplifier circuit. Another circuit, referred to as a non-
11 linear log amplifier, is disclosed in a book by Richard
12 Smith Hughes, "Logarithmic Amplification", Artech House,
13 1986. The latter circuit is often used in place of the
14 linear-limited log circuit for implementing logarithmic
15 transfer functions. The non-linear log circuit utilizes
16 differential amplifiers with constant current sources such
17 as shown in Figure 2E in place of clamping diodes for
18 limiting output voltage in a saturation-like manner. The
19 advantages of such non-linear limiting circuits is that they
20 can offer a greater dynamic range than diode clamping
21 circuits (usually 13 db per stage for ± 0.3 db error versus
22 the 6 db range per stage of diode clamped circuit) and they
23 can be designed to overcome the saturation recovery problem
24 of clamping diodes as well as the need for larger number of
25 stages. But the non-linear log amplifier circuits generally
26 suffer from severe temperature instability (e.g. changes in
27 gain and saturation knee point relative to temperature),
28 problems with accurate alignment of knee points of multiple
29 stages along a desired transfer function curve, and more
30 importantly, they don't overcome the small signal
31 propagation delay problem associated with serial ganging of
32 video stages.

33 A third circuit for realizing the log transfer function
34 uses multiple RF detectors coupled to tap points of a
35 multiple stage microwave amplifier. The third circuit is
36 often referred to either as an RFDLVA (radio frequency
37 detector log video amplifier) or a successive detection
38 LVA. While the RFDLVA may offer improved rise time

response, its primary disadvantages are linearity, cost, complexity and temperature sensitivity.

In accordance with the present invention, a logarithmic amplifier or other transfer function approximating circuit comprises a plurality of voltage dividers each formed of first and second resistive elements joined at a voltage generating node so as to produce different constant voltage levels at respective voltage generating nodes when no currents are supplied from other elements of the circuit to the voltage generating nodes. A plurality of level triggered switches, e.g. switching diodes, are each connected to respective ones of the voltage generating nodes so as to couple a voltage changing current to each of the nodes when the corresponding switch is closed (switching diode is forward biased) and to not couple a voltage changing current to the node when the switch is open (switching diode is reverse biased).

Each of the switches (or switching diodes) has a first terminal connected to its respective voltage generating node and a second terminal connected to the other switches at a common input node. As the magnitude of an input voltage supplied to the common input node changes, some of the switches (switching diodes) may be rendered non-conductive (reverse biased) because the input voltage causes the switches (diodes) to be triggered open (switched OFF) and other of the switches (switching diodes) may be rendered conductive (forward biased) because the input voltage causes them to be triggered closed (switched ON). As a result of



1 this action, the input voltage appears (ignoring minor
2 voltage drops of closed switches) at the voltage generating
3 nodes of the switches (diodes) that are switched ON
4 (conductive) and the different constant voltages appear at
5 the voltage generating nodes of the switches (diodes) that
6 are switched OFF (nonconductive).

7 The voltage levels appearing at the plural voltage
8 generating nodes, be they constant or input signal
9 dependent, are passed through attenuation networks or
10 amplifier input networks of preferably differing
11 attenuation/amplification factors, and summed to produce a
12 summed output voltage at an output node.

13 A different number of switches (diodes) will be
14 switched ON or OFF as the input signal changes in
15 magnitude. The small signal gain of the system will
16 accordingly change in response to changes in the input
17 signal magnitude because the constant voltages that appear
18 at the voltage generating nodes of those of the switches
19 (diodes) that open (become nonconductive) in response to a
20 change in input signal magnitude will contribute only a zero
21 term to the small signal gain of the system.

22 A transfer function of continuously decreasing slope
23 with respect to increasing input signal magnitude may be
24 obtained by suitably arranging the switches/diodes to become
25 nonconductive in sequence so that the slope contribution of
26 their corresponding voltage generating nodes sequentially
27 converge toward zero. Only one summing amplifier with
28 plural input terminals is needed for summing the constant or
29 input signal dependent voltages developed at multiple
30 voltage generating nodes. The problems of adding more
31 approximating steps to the circuit transfer function,
32 avoiding small signal propagation delay and/or minimizing
33 large signal saturation recovery are obviated. A simple
34 solution to the problem of approximating a multiple slope
35 transfer function is made possible.

36
37
38

The present invention thus provides a curve approximating circuit of substantially simpler construction and of improved performance than prior art circuits. The invention avoids the saturation recovery problem of the prior art clamping diode system, and overcomes the time delay and bandwidth constriction problems associated with serially ganged amplifiers.

The invention is further described below, by way of example, with reference to the remaining Figures of the accompanying drawings, in which:

Fig. 3A is a schematic diagram of one portion of a variable slope approximating circuit in accordance with the invention,

Fig. 3B graphs the transfer function of the one portion shown in Fig. 3A,

Fig. 4A is a schematic diagram of a first curve approximating circuit in accordance with the present invention;

Fig. 4B graphs the transfer function of the circuit of Fig. 4A,

Fig. 5A is a block diagram of a second circuit in accordance with the present invention,


Fig. 5B shows a variation on the theme of Fig. 5A,

Fig. 6 is a schematic diagram of a third circuit including a temperature compensating and process variation compensating feature,

Fig. 7 shows a voltage divider version of the invention, and

Fig. 8 is a schematic of an embodiment employing the features of Figs. 6 and 7.

35



1
 2 Referring to Fig. 3A, the operation of a sub-circuit 30
 3 of one embodiment of the invention will be first
 4 explained. The sub-circuit 30 comprises a switching diode
 5 D_1 , a resistor R_1 coupling the anode of diode D_1 to a
 6 constant voltage $+V_{C1}$, and a high input impedance amplifier
 7 A_1 having a predetermined gain G_1 . Resistor R_1 and the
 8 anode of diode D_1 are joined at a voltage generating node N_2
 9 which supplies intermediate voltage V_{N2} to the high
 10 impedance input of amplifier A_1 . Input voltage V_{N1} is
 11 applied to the cathode of the diode D_1 through an input node
 12 N_1 .

13 If the input voltage V_{N1} is sufficiently high relative
 14 to the constant voltage $+V_{C1}$ at the anode of D_1 so as to
 15 cause diode D_1 to be reverse biased, the diode D_1 will not
 16 contribute any current to the voltage generating node N_2 and
 17 the intermediate voltage at that node will be a constant
 18 level $V_{N2} = +V_{C1}$. Resistor R_1 in essence couples the
 19 constant voltage $+V_{C1}$ to the voltage generating node N_2 . If
 20 the input voltage V_{N1} is now decreased so that the switching
 21 diode D_1 comes into conduction, the diode D_1 will begin to
 22 withdraw a current I_1 from the voltage generating node N_2
 23 and thereby decrease the intermediate voltage V_{N2} in
 24 accordance with the formula $V_{N2} = V_C - I_1 R_1$. Under this
 25 condition, the intermediate voltage V_{N2} will equal the value
 26 of the applied input voltage V_{N1} plus the forward drop of
 27 switched-on diode D_1 . Amplifier A_1 multiplies voltage V_{N2}
 28 by a predetermined gain factor G_1 to produce a final voltage
 29 V_{N3} at node N_3 in accordance with the formulas:

$$30 \quad V_{N3} = G_1(V_C - I_1 R_1) = G_1(V_{N1} + V_{D1}) \text{ for } V_{N1} < V_{N2}$$

$$31 \quad V_{N3} = G_1 V_C \text{ for } V_{N1} \geq V_{N2}$$

32 where V_{D1} is the forward drop across diode D_1 . In many
 33 instances, e.g. AC signal analysis, the forward drop voltage
 34 V_{D1} can be assumed to be close to zero and neglected.

35 The behavior of this sub-circuit 30 is illustrated in
 36 Fig. 3B. It should be noted that the slope $d(V_{N3})/d(V_{N1})$
 37 goes to zero when the input voltage V_{N1} increases beyond a
 38 switching point P_{S1} and that the location of this switching

1 point along the V_{N1} axis is determined by the value of the
 2 constant voltage $+V_{C1}$ produced at the voltage generating
 3 node N_2 as a result of potential coupling through resistor
 4 R_1 . If an ideal switching diode which has no forward
 5 voltage drop is assumed for diode D_1 , the switching point
 6 P_{S1} will be exactly equal to the constant voltage $+V_{C1}$.

7 Fig. 4A is a schematic diagram of a first curve
 8 approximating circuit 40 in accordance with the present
 9 invention. It can be seen that this curve approximating
 10 circuit 40 employs a plurality of diode/resistor sub-
 11 circuits D_1/R_1 , D_2/R_2 , D_3/R_3 such as the sub-circuit 30
 12 shown in Fig. 3A. The cathodes of diodes D_1 - D_3 are all
 13 connected to a common input node N_1 . The anodes of diodes
 14 D_1 - D_3 , on the other hand, are individually coupled to
 15 different constant voltages $+V_{C1}$, $+V_{C2}$, $+V_{C3}$ by respective
 16 potential coupling resistors R_1 , R_2 and R_3 . Respective
 17 intermediate node voltages V_{N21} , V_{N22} and V_{N23} at the anodes
 18 of sub-circuits D_1/R_1 through D_3/R_3 are summed by a voltage
 19 summing amplifier 45 having a plurality of high-impedance
 20 input terminals 41, 42 and 43. Of importance, the switching
 21 points P_{S1} - P_{S3} of the three D/R sub-circuits are set to
 22 different values by suitable selection of constant voltages
 23 V_{C1} , V_{C2} and V_{C3} so that diodes $D1$ - $D3$ become reverse biased
 24 at different points along the input signal voltage scale and
 25 they switch off in sequence as the magnitude of input signal
 26 V_{N1} increases. Input terminals 41, 42 and 43 of the summing
 27 amplifier are preferably each associated with different gain
 28 factors or signal weighting factors, G_1 , G_2 and G_3 which are
 29 approximately one order of magnitude apart from one another
 30 (e.g., 10, 100, 1000) so as to develop a logarithmic-like
 31 transfer function. The transfer function of the circuit 40
 32 may be expressed as:

$$33 \quad e_{out}/e_{in} = [G_1V_{N21} + G_2V_{N22} + G_3V_{N23}]/e_{in}$$

34 where $V_{N2i} = e_{in}$ for $e_{in} \leq V_{Ci}$ and $i = 1, 2, 3$;
 35 and $V_{N2i} = V_{Ci}$ for $e_{in} > V_{Ci}$ and $i = 1, 2, 3$.

36 It will, of course, be understood that in cases where a
 37 summing amplifier 45 has input terminals 41-43 of finite
 38 input impedances that the Thevenin equivalency theorem can

1 be applied to draw an equivalent circuit having an amplifier
2 with infinite input impedances and appropriate series
3 resistances coupling the inputs to the Thevenin equivalent
4 voltage sources of voltages $+V_{C1}$ and e_{in} .

5 The transfer function curve of circuit 40 is shown in
6 Fig. 4B. It will of course be understood that additional
7 linear ramp segments can be added to the curve simply by
8 adding more input terminals to the single summing amplifier
9 45 and more D/R sub-circuits between common input node N_1
10 and the additional input terminals of the summing
11 amplifier. This feature is a clear advantage over the
12 expansion requirements of the previous serial circuit 20
13 shown in Fig. 2A. There is no need to add more amplifiers
14 to circuit 40 when expansion is desired. There are no
15 propagation delay penalties or saturation recovery time
16 problems in circuit 40 similar to the problems encountered
17 with circuit 20. Diodes $D_1 - D_3$ are not in saturation when
18 switching occurs but rather coming into or out of reverse
19 bias so very little charge needs to be moved about the diode
20 junctions when a gain change is desired. Low level input
21 signals do not need to propagate serially through a large
22 number of stages in circuit 40. Instead, the input signal
23 is split current-wise to pass in parallel through the diode
24 switches $D_1 - D_3$, when each of the latter is closed, to input
25 terminals 41-43 of the summing amplifier. As such a
26 remarkable simplification of the circuit is obtained
27 together with improved performance.

28 Fig. 5A shows a block diagram of another curve
29 approximating circuit 50 having generic switches $SW_1 - SW_3$
30 responsively coupled to a switch control 51 such that the
31 switches respectively open or close when the magnitude of a
32 supplied input signal e_{in} passes pre-set trip points P_{S1} ,
33 P_{S2} and P_{S3} of different values. Each of the switches, when
34 closed, applies the input signal e_{in} to respective input
35 terminals 51, 52 and 53 of summing amplifier 55. When one
36 of the switches $SW_1 - SW_3$ opens, a corresponding one of
37 resistors R_1 , R_2 and R_3 pulls its corresponding one of input
38 terminals 51, 52 and 53 to one of constant voltage levels

1 V_{C1} , V_{C2} and V_{C3} . Input gains G_1 , G_2 and G_3 of input
2 terminals 51-53 are preferably each set to a different value
3 to produce a logarithmic-like variable gain transfer
4 function. Switches $SW_1 - SW_3$ may be formed of any suitable
5 components including for example, Schottky diodes, Schottky
6 transistors and/or high speed field effect transistors
7 having gates charged to different voltages $V_{G1}-V_{G3}$ and
8 sources/drains acting as opposed ends of dual terminal
9 switches $SW_1 - SW_3$.

10 Fig. 5B shows a variation on the theme of Fig. 5A
11 wherein three-terminal switches $SW1'-SW3'$ couple input
12 terminals of summing amplifier 155 either to receive input
13 signal e_{in} or constant voltages $V_{C1} - V_{C3}$ in accordance with
14 the magnitude of input signal e_{in} relative to trip points
15 P_{S1} , P_{S2} and P_{S3} set by control 151. Switches SW_1' through
16 SW_3' may, again, be composed of various types of transistors
17 and/or diodes as desired. It is within the contemplation of
18 the present invention to include switches for programmably
19 changing the constant voltages $V_{C1}-V_{C3}$ or the trip-points
20 $P_{S1}-P_{S3}$ in response to computer generated instruction
21 signals when such circuit programmability is desired.

22 Fig. 6 shows a temperature compensated version 60 of
23 the invention. Diodes $D_0 - D_3$ are preferably all Schottky
24 diodes (high speed metal-semiconductor junctions) integrally
25 formed on a common substrate or otherwise matched during
26 manufacture such that they have substantially identical
27 voltage and/or current versus temperature dependencies.
28 Input amplifier 64 forces the voltage at node N_0 to follow
29 the magnitude of input voltage e_{in} in a mirror replicating-
30 like linear manner as a result of a negative feedback loop
31 formed by a temperature insensitive voltage divider
32 comprised of resistors R_A and R_B . The voltage at node N_1
33 will include the temperature dependent forward drop V_{DO} of
34 diode D_0 . Temperature dependency cancellation occurs when
35 one of the diodes $D_1 - D_3$ is switched on by an input signal
36 e_{in} together with diode D_0 so that the voltage at the
37 corresponding amplifier input terminals, terminal 61 for
38 example, will be of the form $V_{N61} = V_{N0} - V_{DO} + V_{D1}$.

1 Process and temperature variations in the terms V_{D0} and V_{D1}
2 tend to cancel each other out both in the DC sense and AC
3 sense because of the back-to-back relation between diode D_0
4 and diodes D_1 - D_3 when moving from the input mirroring node
5 N_0 to any one of amplifier input nodes N_{61} , N_{62} or N_{63} .
6 Currents through diodes D_0 through D_3 are preferably kept
7 high to minimize the small signal AC impedance $dV_D/dI_D =$
8 $26\text{mV}/I_D(\text{ma}) @ 25^\circ\text{C}$ of the diodes D_0 - D_3 .

9 The present invention contemplates the use of plural
10 voltage dividers such the R_{A1}/R_{B1} divider shown in Figure 7
11 for generating voltages V_{C1} through V_{Cn} at the $G_1 - G_n$ input
12 terminals of a summing amplifier 75. Those skilled in the
13 art will readily understand how power supply voltages $+V_C$
14 and $-V_C$ can be converted to different potential levels $V_{C1} -$
15 V_{Cn} , free of temperature and manufacturing variations, using
16 simple voltage division and how the circuit of Fig. 7 may be
17 integrally fabricated on a semiconductive substrate
18 (integrated circuit chip).

19 Figure 8 shows a circuit 80 employing the principles of
20 Figs. 6 and 7. Operation amplifiers 84 and 85 are used for
21 amplifying the input signal e_{in} . The negative input
22 terminal 85a of amplifier 85 acts as a virtual ground point
23 at which the currents of resistors R_7 , R_{10} and R_{13} are
24 summed. It will be noted that the diodes $D_0 - D_3$ of Fig. 8
25 are inverted in polarity relative to the ones discussed thus
26 far. It should be understood from this that the input
27 voltage signal e_{in} is of a negative polarity and that diodes
28 D_0 - D_3 are switched closed when the voltage at node N_1 is
29 less negative than respective negative voltages V_A , V_B , V_C
30 and V_D at the cathodes of diodes D_0 - D_3 . Operation amplifier
31 85 together with gain-determining resistors R_7 , R_{10} , R_{13} and
32 R_{14} forms the summing amplifier. In one embodiment of the
33 circuit shown in Fig. 8 the components listed in the
34 following table were used.

35

36

37

38

1 **TABLE**

3	R ₁ :	220 ohms	R ₁₀ :	1.0K
4	R ₂ :	220 ohms	R ₁₁ :	5.1K
5	R ₃ :	3.9K	R ₁₂ :	2.0K
6	R ₄ :	2.0K	R ₁₃ :	2.4K
7	R ₅ :	15 ohms	R ₁₄ :	820 ohms
8	R ₆ :	2.0K	D0-D3:	Motorla MBD101
9	R ₇ :	82 ohms	84-85:	Analog Devices
10	R ₈ :	470 ohms		Operational
11				Amplifier
12				AD5539
13	R ₉ :	5.1K	-V =	-8 Volts

15 Numerous variations and modifications of the circuits
16 disclosed above will, of course, occur to those skilled in
17 the art once the principles of the present invention are
18 understood. As such, the scope of the invention is not to
19 be limited to the above embodiments but rather defined to
20 encompass the subject matter of the following claims.

21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38

CLAIMS

1. A curve approximating circuit comprising:
plural limiting networks including a voltage
input node, a voltage output node, a constant
5 voltage node, a resistor joining the voltage
output node to the constant voltage node, and a
switching diode connecting the voltage input node
to the voltage output node, wherein the respective
voltage input nodes of the limiting networks are
10 coupled to receive a common input signal and
wherein different constant voltages will appear at
the voltage output nodes of the limiting networks
when the diodes of the limiting networks are
reverse biased; and
15 summing means having plurality input
terminals coupled to the voltage output nodes of
the limiting networks, for summing voltages
developed at the respective voltage output nodes
and producing a summed output voltage.
- 20 2. A circuit as claimed in claim 1 wherein the
input terminals of the summing means are each coupled
to signal attenuating/amplifying means which
attenuate/amplify voltages developed at the input
terminals in accordance with different
25 attenuation/amplification factors.
3. A circuit as claimed in claim 1 or 2 wherein
the switching diodes include Schottky barrier
junctions.
4. A curve approximating circuit comprising:
30 a summing amplifier having first to nth input
multiplier means of differing multiplier factors
 G_1 to G_n for multiplying the magnitude of a
plurality of first to nth input voltage signals;
first to nth potential coupling means for
35 respectively coupling first to nth constant

voltages $V_{C1} - V_{Cn}$ to the first to nth input multiplier means; and

5 first to nth switches having respective first terminals coupled to the first to nth input multiplier means and second terminals all coupled to a common signal receiving node, the switches operating to open at different magnitude values of a common input signal supplied to the common signal receiving node.

10 5. A circuit as claimed in claim 4 wherein the summing amplifier comprises an operational amplifier and a plurality of resistors each having one terminal coupled to an input node of the operational amplifier and a second terminal forming a respective portion of
15 first to nth input multiplier means.

6. A circuit as claimed in claim 4 wherein the first to nth switches include first to nth diodes which respectively become reverse biased when corresponding ones of the switches are open.

20 7. A circuit as claimed in claim 6 wherein the diodes are Schottky diodes.

8. A circuit as claimed in claim 4 wherein the first to nth potential coupling means respectively comprise first to nth voltage dividing networks
25 supplying constant voltages $V_{C1} - V_{Cn}$ to the first to nth summing amplifier input means.

9. A curve approximating circuit comprising:

30 summing means having first to nth weighted inputs for producing an output signal of the form $e_{out} = G_1e_1 + G_2e_2 + \dots + G_n e_n$ where G_i is a weighting factor of input i , e_i is a signal applied to input i , and n is an integer greater than one; and

35 first to nth switching means each connected to selectively couple the first to nth weighted

inputs of the summing means so that the inputs respond substantially either to an input signal e_{in} supplied to the switching means or to corresponding ones of first to n th constant voltages $V_{C1} - V_{Cn}$, the first to n th switching means being responsive to the supplied input signal e_{in} so as to each switch at a different level of the supplied input signal e_{in} .

10 10. A circuit as claimed in claim 9 wherein the summing means includes first to n th attenuation/amplification networks for attenuating/amplifying the applied input signals $e_1 - e_n$ by attenuation/amplification factors corresponding to weighting factors G_1 to G_n^2 and a current summing means
15 coupled to the attenuation/amplification networks for summing currents of respective amplified/attenuated signals developed by the attenuation/amplification networks.

20 11. A circuit as claimed in claim 9 comprising temperature drift compensating means, interposed between an input node where the supplied input signal is produced or a mirror node where a mirror replica of the supplied input signal is produced and the first through n th switching means, for cancelling out
25 temperature related voltage changes of the switching means, the compensating means including components that are temperature-wise substantially identical to those of the switching means.

30 12. A circuit as claimed in claim 11 wherein the first to n th switching means include first to n th switching diodes and the temperature drift compensating means includes a matched voltage drop cancelling diode which is voltage-wise in an opposed back-to-back relation with the first to n th switching diodes such
35 that temperature related drifts in the forward bias

voltages of the first to nth switching diodes are matched by an equivalent voltage change across the opposed voltage drop cancelling diode.

13. A curve approximating circuit substantially as herein described with reference to Figures 4A & 4B, Figure 5A, Figure 5B, Figure 6, Figure 7 or Figure 8 of the accompanying drawings.