



- (51) International Patent Classification:
H01L 29/78 (2006.01) *H01L 21/20* (2006.01)
- (21) International Application Number:
PCT/US2014/072143
- (22) International Filing Date:
23 December 2014 (23.12.2014)
- (25) Filing Language: English
- (26) Publication Language: English
- (71) Applicant: INTEL CORPORATION [US/US]; 2200 Mission College Boulevard, Santa Clara, California 95054 (US).
- (72) Inventors: GARDNER, Sanaz K.; 19920 NW Cornwall Lane, Hillsboro, Oregon 97124 (US). RACHMADY, Willy; 10945 SW Nutcracker Court, Beaverton, Oregon 97007 (US). METZ, Matthew V.; 18860 NW Aurora Place, Portland, Oregon 97229 (US). DEWEY, Gilbert; 920 SE 58th Avenue, Hillsboro, Oregon 97123 (US). KAVALIEROS, Jack T.; 3734 NW Bronson Crest Loop, Portland, Oregon 97229 (US). MOHAPATRA, Chandra S.; 1865 NW 173rd Avenue, Apt. 2105, Beaverton, Oregon 97006 (US). MURTHY, Anand S.; 10934 NW Lucerne

Ct., Portland, Oregon 97229 (US). RAHHAL-ORABI, Nadia; 1894 NE Ashberry Drive, Hillsboro, Oregon 97124 (US). ZELICK, Nancy M.; 4440 NE 35th Avenue, Portland, Oregon 97211 (US). FRENCH, Marc C.; 1639 Primrose Lane, Forest Grove, Oregon 97116 (US). GHANI, Tahir; 14191 NW Stonebridge Drive, Portland, Oregon 97229 (US).


(74) Agents: RICHARDS, II, E.E. "Jack" et al.; Trop, Pruner & Hu, P.C., 1616 S. Voss Rd., Ste. 750, Houston, Texas 77057-2631 (US).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JP, KE, KG, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH,

[Continued on next page]

(54) Title: UNIFORM LAYERS FORMED WITH ASPECT RATIO TRENCH BASED PROCESSES



(57) Abstract: An embodiment includes a device comprising: first and second fins adjacent one another and each including channel and subfin layers, the channel layers having bottom surfaces directly contacting upper surfaces of the subfin layers; wherein (a) the bottom surfaces are generally coplanar with one another and are generally flat; (b) the upper surfaces are generally coplanar with one another and are generally flat; and (c) the channel layers include an upper III-V material and the subfin layers include a lower III-V material different from the upper III-V material. Other embodiments are described herein.

WO 2016/105384 A1



GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

Declarations under Rule 4.17:

— *as to the identity of the inventor (Rule 4.17(i))*

Published:

— *with international search report (Art. 21(3))*

Uniform Layers Formed with Aspect Ratio Trench Based Processes

Technical Field

[0001] Embodiments of the invention are in the field of semiconductor devices and, in particular, transistors formed using aspect ratio trench (ART) techniques.

Background

[0002] Epitaxy refers to the deposition of a crystalline overlayer on a crystalline substrate. The overlayer is called an epitaxial (EPI) film or EPI layer. EPI films may be grown from gaseous or liquid precursors. Because the substrate acts as a seed crystal, the deposited film may lock into one or more crystallographic orientations with respect to the substrate crystal. If the overlayer either forms a random orientation with respect to the substrate or does not form an ordered overlayer, it is termed non-EPI growth. If an EPI film is deposited on a substrate of the same composition, the process is called homoepitaxy; otherwise it is called heteroepitaxy which is a kind of epitaxy performed with materials that are different from each other. In heteroepitaxy, a crystalline film grows on a crystalline substrate or film of a different material. Heteroepitaxy technology is often used to grow crystalline films of materials for which crystals cannot otherwise be obtained and to fabricate integrated crystalline layers of different materials. Examples include aluminium gallium indium phosphide (AlGaInP) on gallium arsenide (GaAs) and the like.

[0003] Epitaxy is used in silicon-based manufacturing processes for bipolar junction transistors (BJTs) and modern complementary metal–oxide–semiconductors (CMOS). Epitaxy may be used in the formation of non-planar transistors such as a FinFET. A FinFET is a transistor built around a thin strip of semiconductor material (referred to as the “fin”). The transistor includes the standard field effect transistor (FET) nodes/components: a gate, a gate dielectric, a source region, and a drain region. The conductive channel of the device resides on the outer sides of the fin beneath the gate dielectric. Specifically, current runs along both “sidewalls” of the fin as well as along the top side of the fin. Because the conductive channel essentially resides along the three different outer, planar regions of the fin, such a FinFET is typically referred to as a “tri-gate” FinFET. Other types of FinFETs exist (such as

“double-gate” FinFETs in which the conductive channel principally resides only along both sidewalls of the fin and not along the top side of the fin).

[0004] Manufacturing issues for EPI layer growth include control of the amount and uniformity of the EPI layer's resistivity and thickness.

Brief Description of the Drawings

[0005] Features and advantages of embodiments of the present invention will become apparent from the appended claims, the following detailed description of one or more example embodiments, and the corresponding figures. Where considered appropriate, reference labels have been repeated among the figures to indicate corresponding or analogous elements.

[0006] Figure 1 includes an image of non-uniform EPI layers.

[0007] Figure 2 includes an image of non-uniform EPI layers.

[0008] Figures 3(a)-(d) depict a process for forming uniform EPI layers in an embodiment of the invention.

[0009] Figures 4(a)-(d) depict a process for forming uniform EPI layers in an embodiment of the invention.

[0010] Figures 5(a)-(b) include images of uniform EPI layers in an embodiment of the invention.

Detailed Description

[0011] Reference will now be made to the drawings wherein like structures may be provided with like suffix reference designations. In order to show the structures of various embodiments more clearly, the drawings included herein are diagrammatic representations of semiconductor/circuit structures. Thus, the actual appearance of the fabricated integrated circuit structures, for example in a photomicrograph, may appear different while still incorporating the claimed structures of the illustrated embodiments. Moreover, the drawings may only show the structures useful to understand the illustrated embodiments. Additional structures known in the art may not have been included to maintain the clarity of the drawings. For example, not

every layer of a semiconductor device is necessarily shown. "An embodiment", "various embodiments" and the like indicate embodiment(s) so described may include particular features, structures, or characteristics, but not every embodiment necessarily includes the particular features, structures, or characteristics. Some embodiments may have some, all, or none of the features described for other embodiments. "First", "second", "third" and the like describe a common object and indicate different instances of like objects are being referred to. Such adjectives do not imply objects so described must be in a given sequence, either temporally, spatially, in ranking, or in any other manner. "Connected" may indicate elements are in direct physical or electrical contact with each other and "coupled" may indicate elements co-operate or interact with each other, but they may or may not be in direct physical or electrical contact.

[0012] As mentioned above, manufacturing issues for EPI layer growth include control of the amount and uniformity of the EPI layer's resistivity and thickness. Figure 1 includes an image of non-uniform EPI layers grown on substrate 101. Figure 1 includes a III-V material stack formed within shallow trench isolation (STI) 130, 131, such as an oxide. Namely, InGaAs layers 103, 107, 110 were grown in-situ with InP portions 102, 106, 109 under the InGaAs layers and InP portions 120, 121, 122 portions on the InGaAs layers. All of the InGaAs and InP layers are formed within trenches 123, 124, 125 formed using aspect ratio trench (ART) processes. While "InGaAs" is often used herein, "InGaAs" includes $\text{In}_x\text{Ga}_{1-x}\text{As}$ where x is between 0 and 1 thereby including, in various embodiments, InAs and in other embodiments GaAs.

[0013] ART is based on threading dislocations that propagate upwards at a specific angle. In ART a trench is made with a high enough aspect ratio such that the defects terminate on the sidewall of the trench and any layer above the terminations is defect free. More specifically, ART includes trapping defects along the sidewall of a shallow trench isolation (STI) portion by making the height (H) of the trench larger than the width (W) of the trench such that H/W ratio is at least 1.50. This ratio gives the minimum limit for ART to block defects within a buffer layer.

[0014] An issue seen in Figure 1 is the non-uniformity of the InGaAs layers 103, 107, 110. For example, each InGaAs layer has a top surface 104, 108, 111. However, top surface 108 (see horizontal line 141) is not aligned vertically with top surface 111 (see horizontal line 140) by a vertical distance 142. Offset 142 can be problematic and is caused by in situ multilayer III-V ART fins having non-uniform growth within the trenches. For example, offset 142 can lead to sidewalls that become blocked and do not allow for wet etch gate-all-around (GAA) release. More specifically, GAA FETs are similar in concept to FinFETs except that the gate material surrounds the channel region on all sides. Depending on design, GAA FETs can have two or four effective gates. Gate-all-around FETs may be built around nanowires. Offset 142 can pose a problem for a GAA architecture because STI 130 may need to be etched below InGaAs layer bottom surface 143 (see horizontal line 144) to form a gate along surface 143. However, this etching may not go down far enough to also expose InGaAs layer bottom surface 145 (see horizontal line 146). Additional problems may concern electrostatic concerns, such as varying performance such as resistance and/or leakage current properties that are brought on by varying sizes of lower fin InP portions that support channel material InGaAs portions.

[0015] Figure 2 includes an image of non-uniform EPI layers, however in this figure the non-uniformity is not necessarily between differing heights of layers in differing fins. Instead, Figure 2 shows the non-uniformity within a single layer. More specifically, Figure two shows various images of a single fin with each image "highlighting" certain components. Image 200 includes a general image of a fin with an InGaAs layer formed between two InP layers. Image 201 highlights areas of In presence 207, 208. Image 202 highlights areas of P presence 209, 210 (which coincide with areas 207, 208 considering these are InP layers). Image 203 highlights an area of Ga presence 206. Image 204 highlights an area of As presence 205 (which coincides with area 206 considering these are InGaAs layers). Notably, Ga and As portions 206, 205 have curved upper surfaces 213, 212 and lower surfaces 211, 210. The unevenness/curvature of any of these surfaces can again be problematic when, for example, trying to form nanoribbon GAA devices and the like.

[0016] Thus, Applicant has discovered various problems such as the aforementioned performance and manufacturing issues concerning various forms of unevenness: (1) when layer heights vary from fin to fin, and (2) when a layer height varies within itself (e.g., has a curved top surface).

[0017] However, embodiments achieve uniform layers in ART trenches. For example, embodiments provide selective wet etching to uniformly recess subfin materials, such as InP 109. The wet etch may be performed ex-situ (after a layer is grown) as opposed to in situ growth (while a layer is being grown). In other words, after the subfin is formed it is then etched to flatten and even out the top surface of the subfin.

[0018] Embodiments also provide selective EPI deposition processes to grow conformally uniform layers of layers, such as III-V materials (e.g., InGaAs layer 110), on recessed III-V materials (e.g., InP portions within a trench (see Figure 3(b)).

[0019] Embodiments further provide bilayer stacks (e.g., InGaAs/InP) inside narrow ART trenches with uniform layer thickness (e.g., InGaAs) across a single fin's width and length.

[0020] Figure 3(a)-(d) depict a process for forming uniform EPI layers in an embodiment of the invention. Figure 3(a) depicts growth of an InP fin 302, which will eventually serve as subfin support for channel material. Fin 302 is grown on substrate 301 and within ART trench 322 and STI 330. Overgrowth 350 is removed in Figure 3(b) via InP polishing and InP is further recessed to form recess 351 above subfin portion 302. In Figure 3(c) InGaAs 303 is then grown within trench 322 and polished to form a flat upper surface 352 and flat lower surface 353 formed atop flat upper surface 354.

[0021] In Figure 3(d) STI 330 is recessed to expose InGaAs layer 303 and subfin 302 within trench 322. Figure 3(d) further includes a second fin adjacent to the fin that was the focus of Figures 3(a)-(c). Specifically, Figure 3 depicts a device comprising: a first fin structure including a first upper fin portion 303 on a first lower fin portion 302 and a second fin structure including a second upper fin portion 303' on a second lower fin portion 302'. No other fin structures exist between the first and

second fin structures (i.e., within area 370) and first and second fin structures are adjacent to one another. The first and second upper fin portions 303, 303' have first and second bottom surfaces 353, 353' that directly contact first and second upper surfaces 354, 354' of the first and second lower fin portions 302, 302'. The first and second bottom surfaces 353, 353' are generally coplanar with one another and are generally flat. For example, first and second bottom surfaces 353, 353' are each located along horizontal line 360, which is parallel to long axis (horizontal) 361 of substrate 301. The first and second upper surfaces 354, 354' are generally coplanar with one another and are generally flat (first and second upper surfaces 354, 354' are each located on line 360). The first and second upper fin structures 303, 303' include an upper III-V material and the first and second lower fin structures 302, 302' include a lower III-V material different from the upper III-V material. For example, while many embodiments herein describe 303/302 stacks of InGaAs/InP other embodiments are not so limited and may include, for example, InGaAs/In_xAl_{1-x}As, InGaAs/In_xAl_{1-x}As/InP, or InGaAs/InP/In_xAl_{1-x}As (e.g., where InGaAs includes In_xGa_{1-x}As where x is between 0 and 1 and InAlAs includes In_xAl_{1-x}As where x is between 0 and 1). In an embodiment stack layers 303/302 and 303'/302' are epitaxial layers.

[0022] The first and second fin structures are at least partially included in first and second trenches 322, 322'. In an embodiment the first and second trenches each have generally equivalent aspect ratios (depth to width) that are at least 2:1. Embodiments may include ratios including 1.4:1, 2.5:1, 3:1 (150nm: 50nm); 4:1 and the like.

[0023] In an embodiment, the first and second upper fin portions 303, 303' have first and second top surfaces that are generally coplanar with one another, are generally flat (top surfaces 352, 352' are each located on line 362), and are generally parallel to the substrate (see line 361) and to the first and second bottom surfaces 353, 353'. Top surfaces 352, 352' may be flat/planar due to polishing.

[0024] In an embodiment similar to Figure 4, a fin portion has a top surface that is generally flat (top surface 452' located on line 462') and generally parallel to the substrate (see line 461') and to bottom surface 453' (located along horizontal line 460').

[0025] In an embodiment, the first and second bottom surfaces 353, 353' are flat and each extend across entire breadths 371, 371' of the first and second fin structures.

[0026] Figures 5(a)-(b) include images of uniform EPI layers in an embodiment of the invention. Figure 5(a) includes STI portions 530 forming trenches that include subfin portions 502, 502' before any channel portions are filled in recesses 554, 554'. Line 560 is analogous to line 360 of Figure 3(d) and shows how top surfaces of subfin InP portions 502, 502' are planar within themselves and with one another and generally parallel to the substrate. Line 561 is analogous to line 362 of Figure 3(d) and shows how top surface 561 is flat and even. Figure 5(b) shows a side view of one of the fins of Figure 5(a) after channel material 503 is added on to subfin 502. Upper and lower surfaces 552, 553 of InGaAs channel material 503 are even, flat and parallel to upper surface 570 of subfin 502.

[0027] Thus, Figure 5(b) shows a first fin structure including a left end portion 575 at a left end of the first fin structure and a right end portion 576 at a right end of the first fin structure. Bottom surface 553 is flat and coplanar from portion 575 to portion 576 and generally parallel to the substrate.

[0028] Figures 4(a)-(d) depict a process for forming uniform EPI layers in an embodiment of the invention. Figure 4(a) shows a side view of a fin with InP subfin 402 between substrate 401 and InGaAs channel material 403. Gate patterning has begun with hard mask 461 covering polysilicon 460, which is on dielectric 409. After interlayer dielectric (ILD) 462 is formed in Figure 4(b), polysilicon is removed to form recess 451. In Figure 4(c) wet-etch release occurs to remove subfin portions to create recess 452. In Figure 4(d) recesses 451, 452 are filled with metal gate portions 463 and high dielectric constant (high κ) gate dielectric 464. By doing so nanoribbon 470 is formed to create GAA structures.

[0029] Thus, embodiments provide a situation where InP (or some other III-V materials) is grown within an ART trench, followed by a uniform wet etch recess of InP within the trench. Subsequently, an even platform is provided for ex-situ InGaAs (or some other III-V materials) regrowth and polish. This results in uniform InGaAs

layers which not only have better device performance but also provide downstream wet-etch release options for GAA architectures.

[0030] In an embodiment a multilayer III-V FinFET structure is formed using, for example, the exposed materials 303 of Figure 3(d) (i.e., forming a gate structure over channel material 303). The embodiment has uniform layers of different materials embedded in fins for forming tri-gate transistors. In an embodiment, a uniform $\text{In}_x\text{Al}_{1-x}\text{As}$ (where x is between 0 and 1) subfin layer may be grown between InGaAs (channel) and InP (subfin) layers and this layer will be useful shutting off/decreasing sub-fin leakage in III-V trigate transistors (therefore allowing further gate length (L_g) scaling).

[0031] While figures like Figure 3(d) show InGaAs atop InP these figures are for instructional purposes and devices may include additional layers, such as an InP layer atop the InGaAs layer.

[0032] Various embodiments include a semiconductive substrate. Such a substrate may be a bulk semiconductive material that is part of a wafer. In an embodiment, the semiconductive substrate is a bulk semiconductive material as part of a chip that has been singulated from a wafer. In an embodiment, the semiconductive substrate is a semiconductive material that is formed above an insulator such as a semiconductor on insulator (SOI) substrate. In an embodiment, the semiconductive substrate is a prominent structure such as a fin that extends above a bulk semiconductive material.

[0033] The following examples pertain to further embodiments.

[0034] Example 1 includes a device comprising: a first fin structure including a first upper fin portion on a first lower fin portion; a second fin structure including a second upper fin portion on a second lower fin portion; wherein (a) no other fin structures exist between the first and second fin structures and first and second fin structures are adjacent one another; (b) the first and second upper fin portions have first and second bottom surfaces that directly contact first and second upper surfaces of the first and second lower fin portions; (c) the first and second bottom surfaces are generally coplanar with one another and are generally flat; (d) the first and second upper surfaces are generally coplanar with one another and are generally flat; and

(e) the first and second upper fin structures include an upper III-V material and the first and second lower fin structures include a lower III-V material different from the upper III-V material.

[0035] In example 2 the subject matter of example 1 can optionally include wherein the first and second fin structures are at least partially included in first and second trenches.

[0036] In example 3 the subject matter of examples 1-2 can optionally include wherein the first and second trenches each have generally equivalent aspect ratios (depth to width) that are at least 2:1.

[0037] In example 4 the subject matter of examples 1-3 can optionally include wherein the upper III-V material includes InGaAs. In an embodiment the subject matter of the Examples 1-3 can optionally include wherein the upper III-V material includes $\text{In}_x\text{Ga}_{1-x}\text{As}$ where x is between 0 and 1 thereby including, in various embodiments, InAs and in other embodiments GaAs.

[0038] In example 5 the subject matter of examples 1-4 can optionally include wherein the lower III-V material includes InP.

[0039] In example 6 the subject matter of examples 1-5 can optionally include wherein the first and second upper fin structures and the first and second lower fin structures are epitaxial layers.

[0040] In example 7 the subject matter of examples 1-6 can optionally include a substrate, wherein the first and second bottom surfaces are generally parallel to a long axis of the substrate.

[0041] In example 8 the subject matter of examples 1-7 can optionally include wherein (a) the first fin structure includes a left end portion at a left end of the first fin structure and a right end portion at a right end of the first fin structure; (b) the left end portion includes a left bottom surface portion of the first bottom surface and the right end portion includes a right bottom surface portion of the first bottom surface; and (c) the left and right bottom surface portions are coplanar with one another and generally parallel to the substrate.

[0042] In example 9 the subject matter of examples 1-8 can optionally include wherein the first and second upper fin portions have first and second top surfaces that are generally coplanar with one another, are generally flat, and are generally parallel to the substrate and to the first and second bottom surfaces.

[0043] In example 10 the subject matter of examples 1-9 can optionally include wherein the first and second bottom surfaces each extend across entire breadths of the first and second fin structures.

[0044] In example 11 the subject matter of examples 1-10 can optionally include wherein the first and second upper fin portions are included in first and second nanoribbons.

[0045] In example 12 the subject matter of examples 1-11 can optionally include wherein the first and second nanoribbons are included in gate-all-around devices.

[0046] Example 13 includes a device comprising: a first fin structure including a first upper fin portion on a first lower fin portion; a second fin structure including a second upper fin portion on a second lower fin portion; wherein (a) the first and second upper fin portions have first and second bottom surfaces that directly contact first and second upper surfaces of the first and second lower fin portions; (b) the first and second bottom surfaces are generally coplanar with one another and are generally flat; (c) the first and second upper surfaces are generally coplanar with one another and are generally flat; (d) the first and second upper fin structures include an upper III-V material and the first and second lower fin structures include a lower III-V material different from the upper III-V material; and (e) a first vertical axis intersects first portions of the first bottom surface and the first upper surface, a second vertical axis intersects second portions of the first bottom surface and the first upper surface, and a third vertical axis, located between the first and second vertical axes, intersects a third portions of the first bottom surface and a gate but no portion of the first upper surface.

[0047] For example, in Figure 4(d) axis 463' intersects, at location 466, a lower surface of nanoribbon 470 and an upper surface of subfin 402. Axis 465 intersects, at location 467, a lower surface of nanoribbon 470 and an upper surface of subfin

402. Axis 469 intersects, at location 468, a lower surface of nanoribbon 470 and gate materials 463, 464 but not an upper surface of subfin 402.

[0048] In example 14 the subject matter of example 13 can optionally include wherein the first and second fin structures are at least partially included in first and second trenches that each have generally equivalent aspect ratios (depth to width) that are at least 2:1.

[0049] In example 15 the subject matter of examples 13-14 can optionally include a substrate, wherein the first and second bottom surfaces are generally parallel to a long axis of the substrate.

[0050] In example 16 the subject matter of examples 13-15 can optionally include wherein (a) the first fin structure includes a left end portion at a left end of the first fin structure and a right end portion at a right end of the first fin structure; (b) the left end portion includes a left bottom surface portion of the first bottom surface and the right end portion includes a right bottom surface portion of the first bottom surface; and (c) the left and right bottom surface portions are coplanar with one another and generally parallel to the substrate.

[0051] In example 17 the subject matter of examples 13-16 can optionally include wherein the first and second bottom surfaces each extend across entire breadths of the first and second fin structures.

[0052] In example 18 the subject matter of examples 16-18 can optionally include wherein the first and second upper fin portions are included in first and second nanoribbons that are included in gate-all-around devices.

[0053] Example 19 includes a device comprising: first and second fins adjacent one another and each including channel and subfin layers, the channel layers having bottom surfaces directly contacting upper surfaces of the subfin layers; wherein (a) the bottom surfaces are generally coplanar with one another and are generally flat; (b) the upper surfaces are generally coplanar with one another and are generally flat; and (c) the channel layers include an upper III-V material and the subfin layers include a lower III-V material different from the upper III-V material.

[0054] In example 20 the subject matter of example 19 can optionally include wherein the first and second fins are at least partially included in trenches having generally equivalent aspect ratios (depth to width) that are at least 2:1.

[0055] In example 21 the subject matter of examples 19-20 can optionally include a semiconductor processing method comprising: wherein (a) the first fin include left and right end portions having left and right bottom surfaces that are coplanar with one another and generally parallel to a substrate included in the device.

[0056] In example 22 the subject matter of examples 19-21 can optionally include wherein the bottom surfaces extend across entire breadths of the first and second fins.

[0057] In example 23 the subject matter of examples 19-22 can optionally include wherein the channel layers are included in nanoribbons that are included in gate-all-around devices.

[0058] The foregoing description of the embodiments of the invention has been presented for the purposes of illustration and description. It is not intended to be exhaustive or to limit the invention to the precise forms disclosed. This description and the claims following include terms, such as left, right, top, bottom, over, under, upper, lower, first, second, etc. that are used for descriptive purposes only and are not to be construed as limiting. For example, terms designating relative vertical position refer to a situation where a device side (or active surface) of a substrate or integrated circuit is the "top" surface of that substrate; the substrate may actually be in any orientation so that a "top" side of a substrate may be lower than the "bottom" side in a standard terrestrial frame of reference and still fall within the meaning of the term "top." The term "on" as used herein (including in the claims) does not indicate that a first layer "on" a second layer is directly on and in immediate contact with the second layer unless such is specifically stated; there may be a third layer or other structure between the first layer and the second layer on the first layer. The embodiments of a device or article described herein can be manufactured, used, or shipped in a number of positions and orientations. Persons skilled in the relevant art can appreciate that many modifications and variations are possible in light of the

above teaching. Persons skilled in the art will recognize various equivalent combinations and substitutions for various components shown in the Figures. It is therefore intended that the scope of the invention be limited not by this detailed description, but rather by the claims appended hereto.

What is claimed is:

- 1 1. A device comprising:
2 a first fin structure including a first upper fin portion on a first lower fin portion;
3 a second fin structure including a second upper fin portion on a second lower
4 fin portion;
5 wherein (a) no other fin structures exist between the first and second fin
6 structures and first and second fin structures are adjacent one another; (b) the first
7 and second upper fin portions have first and second bottom surfaces that directly
8 contact first and second upper surfaces of the first and second lower fin portions; (c)
9 the first and second bottom surfaces are generally coplanar with one another and
10 are generally flat; (d) the first and second upper surfaces are generally coplanar with
11 one another and are generally flat; and (e) the first and second upper fin structures
12 include an upper III-V material and the first and second lower fin structures include a
13 lower III-V material different from the upper III-V material.
- 1 2. The device of claim 1, wherein the first and second fin structures are at least
2 partially included in first and second trenches.
- 1 3. The device of claim 2, wherein the first and second trenches each have
2 generally equivalent aspect ratios (depth to width) that are at least 2:1.
- 1 4. The device of claim 2, wherein the upper III-V material includes $\text{In}_x\text{Ga}_{1-x}\text{As}$
2 where x is between 0 and 1.
- 1 5. The device of claim 4, wherein the lower III-V material includes InP.
- 1 6. The device of claim 2, wherein the first and second upper fin structures and
2 the first and second lower fin structures are epitaxial layers.
- 1 7. The device of claim 1 including a substrate, wherein the first and second
2 bottom surfaces are generally parallel to a long axis of the substrate.

1 8. The device of claim 7, wherein (a) the first fin structure includes a left end
2 portion at a left end of the first fin structure and a right end portion at a right end of
3 the first fin structure; (b) the left end portion includes a left bottom surface portion of
4 the first bottom surface and the right end portion includes a right bottom surface
5 portion of the first bottom surface; and (c) the left and right bottom surface portions
6 are coplanar with one another and generally parallel to the substrate.

1 9. The device of claim 7 wherein the first and second upper fin portions have first
2 and second top surfaces that are generally coplanar with one another, are generally
3 flat, and are generally parallel to the substrate and to the first and second bottom
4 surfaces.

1 10. The device of claim 1, wherein the first and second bottom surfaces each
2 extend across entire breadths of the first and second fin structures.

1 11. The device of claim 1, wherein the first and second upper fin portions are
2 included in first and second nanoribbons.

1 12. The device of claim 11, wherein the first and second nanoribbons are included
2 in gate-all-around devices.

1 13. A device comprising:
2 a first fin structure including a first upper fin portion on a first lower fin portion;
3 a second fin structure including a second upper fin portion on a second lower
4 fin portion;
5 wherein (a) the first and second upper fin portions have first and second
6 bottom surfaces that directly contact first and second upper surfaces of the first and
7 second lower fin portions; (b) the first and second bottom surfaces are generally
8 coplanar with one another and are generally flat; (c) the first and second upper
9 surfaces are generally coplanar with one another and are generally flat; (d) the first
10 and second upper fin structures include an upper III-V material and the first and

11 second lower fin structures include a lower III-V material different from the upper III-V
12 material; and (e) a first vertical axis intersects first portions of the first bottom surface
13 and the first upper surface, a second vertical axis intersects second portions of the
14 first bottom surface and the first upper surface, and a third vertical axis, located
15 between the first and second vertical axes, intersects a third portions of the first
16 bottom surface and a gate but no portion of the first upper surface.

1 14. The device of claim 13, wherein the first and second fin structures are at least
2 partially included in first and second trenches that each have generally equivalent
3 aspect ratios (depth to width) that are at least 2:1.

1 15. The device of claim 13 including a substrate, wherein the first and second
2 bottom surfaces are generally parallel to a long axis of the substrate.

1 16. The device of claim 13, wherein (a) the first fin structure includes a left end
2 portion at a left end of the first fin structure and a right end portion at a right end of
3 the first fin structure; (b) the left end portion includes a left bottom surface portion of
4 the first bottom surface and the right end portion includes a right bottom surface
5 portion of the first bottom surface; and (c) the left and right bottom surface portions
6 are coplanar with one another and generally parallel to the substrate.

1 17. The device of claim 13, wherein the first and second bottom surfaces each
2 extend across entire breadths of the first and second fin structures.

1 18. The device of claim 13, wherein the first and second upper fin portions are
2 included in first and second nanoribbons that are included in gate-all-around devices.

1 19. A device comprising:
2 first and second fins adjacent one another and each including channel and
3 subfin layers, the channel layers having bottom surfaces directly contacting upper
4 surfaces of the subfin layers;
5 wherein (a) the bottom surfaces are generally coplanar with one another and

6 are generally flat; (b) the upper surfaces are generally coplanar with one another and
7 are generally flat; and (c) the channel layers include an upper III-V material and the
8 subfin layers include a lower III-V material different from the upper III-V material.

1 20. The device of claim 19, wherein the first and second fins are at least partially
2 included in trenches having generally equivalent aspect ratios (depth to width) that
3 are at least 2:1.

1 21. The device of claim 20, wherein (a) the first fin include left and right end
2 portions having left and right bottom surfaces that are coplanar with one another and
3 generally parallel to a substrate included in the device.

1 22. The device of claim 19, wherein the bottom surfaces extend across entire
2 breadths of the first and second fins.

1 23. The device of claim 19, wherein the channel layers are included in
2 nanoribbons that are included in gate-all-around devices.




FIG. 1

2/5




FIG. 2




FIG. 3A

FIG. 3B

FIG. 3C

FIG. 3D





FIG. 4D

FIG. 4C

FIG. 4B

FIG. 4A

5/5



530 FIG. 5A




FIG. 5B

INTERNATIONAL SEARCH REPORT

International application No.
PCT/US2014/072143**A. CLASSIFICATION OF SUBJECT MATTER****H01L 29/78(2006.01)i, H01L 21/20(2006.01)i**

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHEDMinimum documentation searched (classification system followed by classification symbols)
H01L 29/78; H01L 21/336; H01L 29/786; H01L 21/8242; H01L 27/108; H01R 13/62; H01L 21/20Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched
Korean utility models and applications for utility models
Japanese utility models and applications for utility modelsElectronic data base consulted during the international search (name of data base and, where practicable, search terms used)
eKOMPASS(KIPO internal) & Keywords: gate, fin, transistor, material, indium, trench, epitaxial, gate, substrate, pin, axis**C. DOCUMENTS CONSIDERED TO BE RELEVANT**

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 2012-0241818 A1 (JACK T. KAVALIEROS et al.) 27 September 2012 See paragraphs [0021]-[0038] and figures 1A-4.	1-12, 19-23
Y		13-18
Y	JP 2009-239167 A (TOSHIBA CORP.) 15 October 2009 See paragraphs [0042]-[0051] and figures 13-15.	13-18
A	US 2008-0006852 A1 (JOCHEN BEINTNER et al.) 10 January 2008 See abstract, paragraphs [0043]-[0054] and figures 9A-15C.	1-23
A	US 2007-0267668 A1 ((MARK FISCHER) 22 November 2007 See abstract, paragraphs [0032]-[0055] and figures 1-8.	1-23
A	US 2005-0186738 A1 (FRANZ HOFMANN et al.) 25 August 2005 See abstract, paragraphs [0047]-[0065] and figures 1-5.	1-23

 Further documents are listed in the continuation of Box C. See patent family annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family


Date of the actual completion of the international search

21 September 2015 (21.09.2015)

Date of mailing of the international search report

22 September 2015 (22.09.2015)

Name and mailing address of the ISA/KR



 International Application Division
 Korean Intellectual Property Office
 189 Cheongsa-ro, Seo-gu, Daejeon Metropolitan City, 35208,
 Republic of Korea

Facsimile No. +82-42-472-7140

Authorized officer

KIM, Sung Gon

Telephone No. +82-42-481-8746



INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2014/072143

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 2012-0241818 A1	27/09/2012	US 2011-147811 A1 US 8211772 B2	23/06/2011 03/07/2012
JP 2009-239167 A	15/10/2009	CN 101546770 A CN 101546770 B JP 04575471 B2 US 2009-0242990 A1 US 2012-0037994 A1 US 8076231 B2 US 8399926 B2	30/09/2009 12/01/2011 04/11/2010 01/10/2009 16/02/2012 13/12/2011 19/03/2013
US 2008-0006852 A1	10/01/2008	CN 101836280 A EP 1935020 A2 EP 1935020 A4 JP 05203948 B2 JP 2009-509344 A KR 10-1006120 B1 KR 10-2008-0056159 A US 2007-0063276 A1 US 7323374 B2 US 8963294 B2 WO 2007-035788 A2 WO 2007-035788 A3	15/09/2010 25/06/2008 12/08/2009 05/06/2013 05/03/2009 07/01/2011 20/06/2008 22/03/2007 29/01/2008 24/02/2015 29/03/2007 20/11/2008
US 2007-0267668 A1	22/11/2007	US 2009-0194802 A1 US 2012-0241832 A1 US 2014-0225175 A1 US 7422960 B2 US 8217441 B2 US 8742483 B2 US 8921909 B2	06/08/2009 27/09/2012 14/08/2014 09/09/2008 10/07/2012 03/06/2014 30/12/2014
US 2005-0186738 A1	25/08/2005	AU 2003-258649 A1 CN 1689162 A DE 10241170 A1 EP 1535336 A2 JP 2005-538540 A TW 200405554 A TW 241015 A US 7208794 B2 WO 2004-023519 A2 WO 2004-023519 A3	29/03/2004 26/10/2005 18/03/2004 01/06/2005 15/12/2005 01/04/2004 01/10/2005 24/04/2007 18/03/2004 10/06/2004