

CORRECTED VERSION

(19) World Intellectual Property Organization
International Bureau



(10) International Publication Number
WO 2019/012499 A8

(43) International Publication Date
17 January 2019 (17.01.2019)

- (51) International Patent Classification: *G03F 7/20* (2006.01) *G03F 9/00* (2006.01)
- (72) Inventor: **EUGENI, Gianluca**; c/o Lfoundry S.R.L., Via Pacinotti, 7, 67051 Avezzano (AQ) (IT).
- (21) International Application Number: PCT/IB2018/055208
- (74) Agent: **NANNUCCI, Lorenzo** et al.; c/o Studio Torta S.p.A., Via Viotti, 9, 10121 Torino (IT).
- (22) International Filing Date: 13 July 2018 (13.07.2018)
- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JO, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA,
- (25) Filing Language: Italian
- (26) Publication Language: English
- (30) Priority Data: 102017000079201 13 July 2017 (13.07.2017) IT
- (71) Applicant: **LFOUNDRY S.R.L.** [IT/IT]; Via Pacinotti, 7, 67051 Avezzano (AQ) (IT).

(54) Title: METHOD FOR THE ALIGNMENT OF PHOTOLITHOGRAPHIC MASKS AND CORRESPONDING PROCESS FOR MANUFACTURING INTEGRATED CIRCUITS IN A WAFER OF SEMICONDUCTOR MATERIAL




Fig. 7

(57) Abstract: A photomask alignment method for a manufacturing process of an integrated circuit in a semiconductor material wafer (20), the method envisaging: at a first level, defining, by means of a single photolithography process, at least one alignment structure (10; 10') on the wafer (20), the alignment structure (10; 10') having at least a first (4a) and a second (4b) reference mark; and, at an upper level, higher than the first one, aligning a first field mask (11a) relative to the at least one first reference mark (4a); and aligning a second field mask (11b), which is used, together with the first field mask (11a), for the photolithography formation of the integrated circuit inside a respective die (22) in the wafer (20), relative to the at least one second reference mark (4b), so that the first and second field masks (11a, 11b) are arranged on the wafer (20) adjacent to one another in a first coupling direction, without any mutual overlapping.

WO 2019/012499 A8

SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN,
TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

- (84) Designated States** (*unless otherwise indicated, for every kind of regional protection available*): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

Published:

— *with international search report (Art. 21(3))*

(48) Date of publication of this corrected version:

04 April 2019 (04.04.2019)

(15) Information about Correction:

see Notice of 04 April 2019 (04.04.2019)
