(54) Title: PRECISION OSCILLATOR FOR AN ASYNCHRONOUS TRANSMISSION SYSTEM

(57) Abstract: A precision oscillator for an asynchronous transmission system. An integrated system on a chip with serial asynchronous communication capabilities includes processing circuitry for performing predefined digital processing functions on the chip and having an associated on chip free running clock circuit for generating a temperature compensated clock. An asynchronous on-chip communication device is provided for digitally communicating with an off-chip asynchronous communication device, which off-chip asynchronous communication device has an independent time reference, which communication between the on-chip communication device and the off-chip asynchronous communication device is effected without clock recovery. The asynchronous on-chip communication device has a time-base derived from the temperature compensated clock. The temperature compensated clock provides a time reference for both the processing circuitry and the asynchronous on-chip communication device.
IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

5 PRECISION OSCILLATOR FOR AN ASYNCHRONOUS TRANSMISSION SYSTEM

10 TECHNICAL FIELD OF THE INVENTION

[0001] The present invention pertains in general to oscillators and, more particularly, to a precision oscillator utilized in a transmission system of the type associated with a UART.

15 CROSS-REFERENCE TO RELATED APPLICATIONS

[0002] This present application is related to U.S. Patent Application Serial No. 09/885,459, filed June 19, 2001 and entitled “FIELD PROGRAMMABLE MIXED-SIGNAL INTEGRATED CIRCUIT” (Atty. Dkt. No. CYGL-25,768), which is incorporated herein by reference and is co-pending of even date hereof with U.S. Patent application Serial No. _____, entitled “CLOCK RECOVERY METHOD FOR BURSTY COMMUNICATIONS,” Atty. Dkt. CYGL-26,068, which is also incorporated herein by reference.

25 BACKGROUND OF THE INVENTION

[0003] Universal, asynchronous transmitter/receivers (UARTs) are interface circuits, generally in the form of integrated circuit chips, which are disposed between a data providing circuit, such as, for example, a personal computer (PC) and a modem to provide parallel-to-serial and serial-to-parallel data conversion. Although UARTs can be stand-alone devices, they also can be incorporated into the communication port of a more complex integrated circuit chip. UARTs generally include an oscillator and a crystal to synchronize data conversion with a fairly precise oscillator frequency, which facilitates asynchronous communication between two remotely disposed UARTs. The purpose for having a crystal
controlled oscillator is to ensure that the frequency of a specific UART is within a defined limit specified for UART operation. The use of a free-running oscillator will typically not be acceptable due to temperature drift, manufacturing tolerances, etc. Of course, crystals are typically external devices, thus requiring a more complex assembly.

SUMMARY OF THE INVENTION

The present invention disclosed and claimed herein, in one aspect thereof, comprises an integrated system on a chip with serial asynchronous communication capabilities. There is included processing circuitry for performing predefined digital processing functions on the chip and having an associated on chip free running clock circuit for generating a temperature compensated clock. An asynchronous on-chip communication device is provided for digitally communicating with an off-chip asynchronous communication device, which off-chip asynchronous communication device has an independent time reference, which communication between the on-chip communication device and the off-chip asynchronous communication device is effected without clock recovery. The asynchronous on-chip communication device has a time-base derived from the temperature compensated clock. The temperature compensated clock provides a time reference for both the processing circuitry and the asynchronous on-chip communication device.

BRIEF DESCRIPTION OF THE DRAWINGS

For a more complete understanding of the present invention and the advantages thereof, reference is now made to the following description taken in conjunction with the accompanying Drawings in which:

FIGURE 1 illustrates an overall block diagram of a mixed-signal integrated circuit utilizing a UART in association with one of the communication ports;

FIGURE 2 illustrates a more detailed diagram of the integrated circuit of FIGURE 1;

FIGURE 3 illustrates a block diagram of the UART;

FIGURE 3A illustrates a block diagram of the baud rate generator;

FIGURE 4 illustrates a block diagram of the precision oscillator;

FIGURE 5 illustrates a more detailed diagram of the precision oscillator of FIGURE
4;

FIGURE 6 illustrates an output waveform diagram of a precision oscillator;
FIGURE 7 illustrates a schematic diagram of the temperature compensated reference voltage;
FIGURE 8 illustrates a schematic diagram of one-half of the output wave shaping circuit;
FIGURE 9 illustrates a schematic diagram/layout for one of the resistors illustrating the mask programmable feature thereof;
FIGURE 10 illustrates a schematic diagram of the programmable capacitor;
FIGURE 11 illustrates a schematic diagram of the comparator;
FIGURE 12 illustrates a logic diagram for the S/R latch in combination with the comparator;
FIGURE 13 illustrates a schematic diagram of the delay block;
FIGURE 14 illustrates a schematic diagram for an offset circuit for the comparator;
FIGURE 15 illustrates a block diagram of one instantiation of the oscillator; and
FIGUREs 16 and 17 illustrate tables for the oscillator controls;

DETAILED DESCRIPTION OF THE INVENTION

[0004] Referring now to FIGURE 1, there is illustrated an integrated circuit that is comprised of a fully integrated mixed-signal System on a Chip with a true 12–bit multi-channel ADC 110 with a programmable gain pre-amplifier s12, two 12–bit DACs 114 and 116, two voltage comparators 118 and 120, a voltage reference 22, and an 8051-compatible microcontroller core1 24 with 32kbytes of FLASH memory 126. There is also provided an I2C/SMBUS 128, a UART 130, and an SPI 132 serial interface 140 implemented in hardware (not “bit-banged” in user software) as well as a Programmable Counter/Timer Array (PCA) 134 with five capture/compare modules. There are also 32 general purpose digital Port I/Os. The analog side further includes a multiplexer 113 as operable to interface eight analog inputs to the programmable amplifier 112 and to the ADC 110.

[0005] With an on-board $V_{dd}$ monitor 136, WDT, and clock oscillator 137, the integrated circuit is a stand-alone System on a Chip. The MCU effectively configures and manages the
analog and digital peripherals. The FLASH memory 126 can be reprogrammed even in-circuit, providing non-volatile data storage, and also allowing field upgrades of the 8051 firmware. The MCU can also individually shut down any or all of the peripherals to conserve power.

[0006] A JTAG interface 142 allows the user to interface with the integrated circuit through a conventional set of JTAG inputs 144. On-board JTAG emulation support allows non-intrusive (uses no on-chip resources), full speed, in-circuit emulation using the production integrated circuit installed in the final application. This emulation system supports inspection and modification of memory and registers, setting breakpoints, watchpoints, single stepping, run and halt commands. All analog and digital peripherals are fully functional when emulating using JTAG.

[0007] The microcontroller 140 is fully compatible with the MCS-51™ instruction set. Standard 803x/805x assemblers and compilers can be used to develop software. The core has all the peripherals included with a standard 8052, including three 16-bit counter/timers, a full-duplex UART, 256 bytes of internal RAM, 128 byte Special Function Register (SFR) address space, and four byte-wide I/O Ports.

[0008] Referring further to FIGURE 1, the core 141 is interfaced through an internal BUS 150 to the various input/output blocks. A cross-bar switch 152 provides an interface between the UART 130, SPI BUS 132, etc., and the digital I/O output. This is a configurable interface. That can be associated with the \( V_{DD} \) monitor 136.

[0009] The core 140 employs a pipelined architecture that greatly increases its instruction throughput over the standard 8051 architecture. In a standard 8051, all instructions except for MUL and DIV take 12 or 24 system clock cycles to execute with a maximum system clock of 12MHz. By contrast, the core 140 core executes seventy percent (70%) of its instructions in one or two system clock cycles, with only four instructions taking more than four system clock cycles. The core 140 has a total of 109 instructions. The number of instructions versus the system clock cycles to execute them is as follows:
With the core 140's maximum system clock at 20MHz, it has a peak throughput of 20MIPS.

As an overview to the system of FIGURE 1, the cross-bar switch 152 can be configured to interface any of the ports of the I/O side thereof to any of the functional blocks 128, 130, 132, 134 or 136 which provide interface between the cross-bar switch 152 and the core 140. Further, the cross-bar switch can also interface through these functional blocks 128-136 directly to the BUS 150.

Referring now to FIGURE 2, there is illustrated a more detailed block diagram of the integrated circuit of FIGURE 1. In this embodiment, it can be seen that the cross-bar switch 152 actually interfaces to a system BUS 202 through the BUS 150. The BUS 150 is a BUS as operable to allow core 140 to interface with the various functional blocks 128-134 in addition to a plurality of timers 204, 206, 208 and 210, in addition to three latches 212, 214 and 216. The cross-bar switch 152 is configured with a configuration block 220 that is configured by the core 140. The other side of the cross-bar switch 152, the I/O side, is interfaced with various port drivers 222, which is controlled by a port latch 224 that interfaces with the BUS 150. In addition, the core 140 is operable to configure the analog side with an analog interface configuration in control block 226.

The core 140 is controlled by a clock on a line 232. The clock is selected from, as illustrated, one of two locations with a multiplexer 234. The first is external oscillator circuit 137 and the second is an internal oscillator 236. The internal oscillator circuit 236 is a precision temperature and supply compensated oscillator, as will be described hereinbelow. The core 140 is also controlled by a reset input on a reset line 154. The reset signal is also generated by the watchdog timer (WDT) circuit 136, the clock and reset circuitry all controlled by clock and reset configuration block 240, which is controlled by the core 140. Therefore, it can be seen that the user can configure the system to operate
with an external crystal oscillator or an internal precision non-crystal non-stabilized oscillator that is basically “free-running.” This oscillator 236, as will be described hereinbelow, generates the timing for both the core 140 and for the UART 130 timing and is stable over temperature.

[0014] Referring now to FIGURE 3, there is illustrated a block diagram of the UART 130. A system clock is input to a baud rated generator 302 which provides a transmit clock on the line 304 and a receive clock on a line 306. The transmit clock is input to a transmit control block 308 and the receive clock is input to a receive control block 310. A serial control register (SCON) 320 is provided that is operable to provide control signals to the control blocks 308 and 310. The transmit data is received from a bus 322 and is input through a gate 324 to a serial data buffer (SBUF) 326. The output of this data is input to a zero detector 328 and then to a control block 308. The system is an asynchronous, full duplex serial port device and two associated special function registers, a serial control register (SCON) 320 and a serial data buffer (SBUF0) (not shown), are provided. Data is received on a line 312 and is input to an input shift register 314. This is controlled by the control block 310 to output the shifted-in data to a latch 332 and then through a gate 334 to an SFR bus 322. In transmit mode, data is received from an SFR bus 321 and input through a gate 324 to a transmit shift register 326 which is output to a transmit line 319 from the register 326 or from the control block 308 through an AND gate 338 which is input to one input of an OR gate 340 to the transmit line 319. This is all controlled by the control block 308.

[0015] Referring now to FIGURE 3A, there is illustrated a block diagram of the baud rate generator 302. This baud rate is generated by a timer wherein a transmit clock is generated by a block TL1 and the receive clock is generated by a copy of the TL1 illustrated as an RX Timer, which copy of TL1 is not user-accessible. Both the transmit and receive timer overflows are divided by two for the transmit clock and the receive clock baud rates. The receive timer runs when timer 1 is enabled, and uses the same TH1 value, this being a reload value. However, an RX Timer reload is forced when Start Condition is detected on the receive pin. This allows a receipt to begin any time a Start is detected, independent of the state of the transmit timer.
[0016] Referring now to FIGURE 4, there is illustrated a diagrammatic view of the precision internal oscillator 236 that is disposed on integrated circuit. The integrated circuit, as noted hereinabove, is a commercially available integrated circuit that incorporates the precision oscillator 236 in association therewith. The integrated circuit provides the capability of selecting a crystal oscillator wherein a crystal is disposed between two crystal ports, selecting an external clock signal or selecting an internal free-running oscillator. The free-running oscillator is illustrated in FIGURE 4 as the precision oscillator 236. At the center of the oscillator are two comparators, a first comparator 402 and a second comparator 404. A temperature compensated voltage reference circuit 406 is provided that provides a temperature compensated voltage reference (the trip voltage $V_{\text{TRIP}}$) to the negative inputs of the comparators 402. The outputs of the comparators 402 and 404 are connected to the Set and Reset, respectively, inputs of an S/R latch 408. The Q and Q-Bar outputs thereof are input to an output RC timing circuit 410 that is operable to define the period of the oscillator, the output of the S/R latch 408 providing the output clock signal. The output of this RC timing circuit 410 is fed back to the positive inputs of the comparators 402 and 404. The output RC timing circuit 410 is also temperature compensated. As will be described hereinbelow, the voltage reference block 406 provides a negative temperature coefficient, whereas the comparators 402 and S/R latch 408 combination provide a positive temperature coefficient and the output RC timing circuit 410 provide a positive temperature coefficient. The overall combined coefficient will be approximately zero, as will be described hereinbelow.

[0017] Referring now to FIGURE 5, there is illustrated a more detailed diagrammatic view of the precision oscillator of FIGURE 4. The voltage reference circuit 406 is comprised of a voltage divider that divides the supply voltage $V_{\text{DD}}$ to a voltage $V_{\text{TRIP}}$ on a node 502. The voltage divider is comprised of a top resistor 504 labeled $R_3$. The bottom half of the voltage divider is comprised of two parallel resistors, a resistor 506 labeled $R_2$ and a resistor 508 labeled $R_4$. For nomenclature purposes, the resistors will be referred as $R_2$, $R_3$ and $R_4$.

[0018] Resistors $R_3$ and $R_4$ are fabricated from the same material to provide a positive temperature coefficient. These are fabricated from the N-diffusion material, which has a
positive temperature coefficient. By comparison, \( R_2 \) is manufactured from polycrystalline silicon in the first layer which is referred to as Poly1 material, and which also has a positive temperature coefficient, but which differs. It should be understood that different materials could be utilized, it only being necessary that there be two resistors having different temperature coefficients. Although not a part of this disclosure, Poly1 material is basically the first layer of polycrystalline silicon that is disposed on the substrate over a protective oxide layer, from which such structures as the gates of transistors are fabricated. With the positive temperature coefficients of the resistors, this will result in the voltage \( V_{TRP} \) having a negative coefficient. As will be described hereinbelow, the resistors being of different materials facilitates adjustments between the two resistors \( R_2 \) and \( R_4 \) to vary the temperature coefficient. This is primarily due to the fact that they are of differing materials.

[0019] The output RC timing circuit 410 is comprised of two RC circuits. The first RC circuit is comprised of a P-channel transistor 520 having the source/drain path thereof connected between \( V_{DD} \) and one side of a resistor 522 labeled \( R \), the other end thereof connected to a node 524. Node 524 is connected to one side of a capacitor 526, the other side of the capacitor 526 connected to \( V_{SS} \). – channel transistor 528 has the source/drain path thereof connected across capacitor 526, and the gate thereof connected to the gate of P-channel transistor 520 and also to the Q-output of the S/R latch 408. Node 524 comprises the positive input of the comparator 402. The second RC network is comprised of a P-channel transistor 530 having the source/drain path thereof connected between \( V_{DD} \) and one side of a resistor 532 (labeled \( R \)), the other side of resistor 532 connected to a node 534. Node 534 is connected to one side of a capacitor 536, the other side thereof connected to \( V_{SS} \). An N-channel transistor 538 has the source/drain path thereof connected between node 534 and \( V_{SS} \). The gate of transistor 538 is connected to the gate of transistor 530 and also to the Q- Bar output of S/R latch 408. The node 534 comprises the positive input of the comparator 404. The output waveform for the circuit of FIGURE 5 is illustrated in FIGURE 6, wherein conventional RC rise and fall curves are illustrated for each of the RC circuits. The period of each output waveform is defined from the initial turn-on point where voltage is applied to the resistor \( R \) to the point where resistor \( R \) of the other of the RC circuits is turned on. There will be period \( T_1 \) and a period \( T_2 \) for each of the RC circuits, respectively. The sum of the two periods is equal to the period for the oscillator.
Transistors 520, 530, 528 and 538 are sized such that their resistances are substantially less than the value of resistors 522 and 532. The resistors 522 and 532 are fabricated from Poly1 material due to its low temperature coefficient. The period of the oscillator is the sum of the period T1 and the period T2 plus two times the delay of the comparators.

5

[0020] Referring now to FIGURE 7, there is illustrated more detailed block diagram of the implementation of the voltage reference 406. The resistor 504 which is illustrated in FIGURE 5 as being connected to \( V_{DD} \) is actually connected through the source/drain of the P-channel resistor 702 to \( V_{DD} \) with the gate thereof connected to a bias voltage. Similarly, the bottom end of resistor 506 is connected to \( V_{SS} \) through the source/drain path of a N-channel transistor 706 to \( V_{SS} \), the gates of both transistors 704 and 706 connected to a bias. Transistors 702, 704 and 706 are sized such that their resistances are substantially less than the value of resistors \( R_2 \), \( R_3 \) and \( R_4 \). Also, first order power supply independence comes from the fact that the trip voltage \( V_{Trip} \) is proportional to the supply voltage, i.e., \( V_{DD} * (1 - e(t/\tau)) \). Therefore, in the time it takes to reach the trip voltage at the input of the comparator is supply independent to the first order. This is one reason that the RC timing circuits are utilized rather than a current source charging a capacitor, which does not provide the first order cancellation.

\[
V_{Trip} = V_{DD} * \text{ratio}
\]

\[
V_{Trip} = V_{DD} * (1 - e(-T1 / \tau))
\]

\[
T1 = - \tau * \ln(1 - V_{Trip} / V_{DD})
\]

Thus: \( T1 = - \tau * \ln(1 - \text{ratio}) \)

20

[0021] From a temperature compensation standpoint, there are a number of aspects of the voltage reference circuit 406 that can be utilized to provide temperature compensation. Commonly, the resistors have a set variation with respect to temperature. The Poly1 resistor \( R_2 \) has a temperature coefficient of 255 ppm whereas the N-diffused resistors \( R_3 \) and \( R_4 \) have a temperature coefficient of 800 ppm. In the present disclosure, it is desirable to have a negative coefficient of 462 ppm.

25

[0022] To analyze how a negative temperature coefficient is created with the resistors \( R_2 \), \( R_3 \) and \( R_4 \), consider that \( R_2 \) and \( R_4 \) are a parallel combination defined as \(REQ = R_2 / R_4\). If
REQ and R₃ have different temperature coefficients with TCR₃>TCREQ, then the trip voltage will have a negative temperature coefficient. \( V_{\text{TRIP}} \) will be defined as follows:

\[
V_{\text{TRIP}} = \frac{REQ}{R₃+REQ}V_{\text{eo}}
\]

\[
\frac{1}{V_{\text{TRIP}}} \frac{dV_{\text{TRIP}}}{dT} = \frac{1}{REQ} \frac{dREQ}{dT} - \frac{R₃}{R₃+REQ} \frac{1}{REQ} \frac{dREQ}{dT} - \frac{R₃}{R₃+REQ} \frac{1}{R₃} \frac{dR₃}{dT}
\]

\[
= \frac{R₂}{R₃+REQ} [TCREQ - TCR₃]
\]

[0023] For REQ, is must be assumed that \( V_{\text{TRIP}} \) is a fixed value, such that R₂ and R₄ can be varied to target a specific temperature coefficient. This can be shown by the following equations:

\[
\frac{1}{REQ} \frac{dREQ}{dT} = \frac{1}{R₂} \frac{dR₂}{dT} + \frac{1}{R₃} \frac{dR₃}{dT} - \frac{1}{R₂+R₃} \frac{1}{R₂} \frac{dR₂}{dT} - \frac{1}{R₂+R₃} \frac{1}{R₃} \frac{dR₃}{dT}
\]

\[
TCREQ = TCR₂ + TCR₃ - \frac{R₂}{R₂+R₃} TCR₂ - \frac{R₃}{R₂+R₃} TCR₃
\]

The results of equation 5 can be utilized in equation 3 to set the final temperature coefficient of \( V_{\text{TRIP}} \).

[0024] Referring now to FIGURE 8, there is illustrated a detailed diagram of the implementation of one-half of the charging structure 410. This, as with the case with respect to the voltage reference structure 406, there is provided a P-channel transistor 802 for connecting the top end of the resistor 522 to \( V_{\text{DD}} \) with the gate thereof connected to a bias supply. This P-channel transistor introduces very little error in the temperature operation thereof. Capacitor 526 is a variable capacitor, such that the value thereof can be varied to set the period for the oscillator. The capacitor 526 is fabricated from an insulator disposed between the first layer poly, P₁, and the second layer poly, P₂, with a layer of oxide disposed therebetween. The resistor 522 is an N-diffusion resistor.

[0025] The resistors R₁, R₂ and R₄ in the voltage reference circuit 406 are variable resistors that can be mask programmable resistors. Resistor R₃ is utilized to set the value of \( V_{\text{TRIP}} \) and resistors R₂ and R₄ are utilized to select a temperature coefficient, since they have
dissimilar temperature coefficients.

[0026] FIGURE 9 illustrates a layout for one of the resistors $R_2-R_4$. A plurality of series connected resistors are provided that are fabricated in either the substrate with an N-type diffusion or in the Poly1 layer. These resistors provide a mask programmable set of connections 904 to allow one or more resistors 902 to be added into the resistor string, they being initially shorted out. Although not shown, there is also provided the ability to short additional ones of the resistors to decrease the value. This is mask programmable and is utilized to “tweak” the design at the metal level.

[0027] Referring now to FIGURE 10, there is illustrated a diagrammatic view of the capacitor 526, which is a register programmable capacitor to allow for adjustment of the center frequency. There is provided a nominal capacitor 1002 which has a value of 380 fF, which is connected between node 24 and $V_{SS}$. In parallel therewith, there is also provided a mask programmable capacitor 1004 that provides for eight steps of programming in increments of 39.5 fF. The register programmable capacitors are provided with a capacitor 1006 of value “C” that is connected between a node 524 and one side of the source/drain path of an N-channel transistor 1008, the gate thereof connected to the LSB bit. The configuration of the capacitor 1006 disposed between the switching transistor 1008 and the node 524 is only used for LSB. This structure allows the use of the smaller unit capacitor, but there is some non-linear capacitance that is introduced from the source/drain of the transistor 1008 and, also, the wire bonds. The remaining selectable capacitors are each comprised of a capacitor 1010 which is connected between $V_{SS}$ and one side of the source/drain path of an N-channel transistor 1012, the other side thereof connected to node 524 and the gate thereof connected to the bits [1] through [6]. The value of the capacitor 1010 associated with bit &lt;1&gt; is a value of “C”, with the next selectable capacitor 1010 having the associated transistor gate connected to the bit value &lt;2&gt; and the last of the selectable capacitor 1010 having the gate of the associated transistor connected to the bit &lt;6&gt; and a value of 32 C. This is a binary tree, with the LSB providing an LSB of approximately C/2.

[0028] Referring now to FIGURE 11, there is illustrated a diagrammatic view of the
differential input structure for each of the comparators 402 and 404. There are provided two
differential P-channel transistors 1102 and 1104 having one side of the source/drain paths
thereof connected to a node 1106, node 1106 connected through a current source 1108 to
$V_{DD}$. The other side of the source/drain path of transistor 1102 is connected to a node 1110
and the other side of the source/drain path of transistor 1104 is connected to a node 1112.

The gate of transistor 1102 comprises the positive input and the gate of transistor 1104
comprises the negative input connected to $V_{REF}$. Node 1110 is connected to one side of the
source/drain path of an N-channel transistor 1114 and the gate thereof, the other side of the
source/drain path of transistor 1114 connected to $V_{SS}$. Node 1112 is connected to one side
of the source/drain path of an N-channel transistor 1116, the other side thereof connected to
$V_{SS}$ and the gate thereof connected to a node 1118, node 1118 connected to one side of a
resistor 1120, the other side thereof connected to the gate of transistor 1114. Node 1112 is
also connected to the gate of an N-channel transistor 1122, the source/drain path thereof
connected between node 1118 and $V_{SS}$. This structure is referred to as a modified Flynn-
Lidholm latching comparator which provides a Set/Reset latch with dynamic logic,
described in Flynn M. Lidholm S. U., "A 1.2μm CMOS Current Controlled Oscillator,

[0029] Referring now to FIGURE 12, there is illustrated a diagrammatic view of the
comparator 402 and one-half of the S/R latch 408 illustrating the Q-Bar output. The one-
half of the S/R latch 408 has the Set input thereof connected to the output of comparator 402
and input to the gate of an N-channel transistor 1202, the source/drain path thereof
connected between a node 1204 and $V_{SS}$. A P-channel transistor 1206 has the source/drain
path thereof connected between node 1204 and $V_{DD}$, the gate thereof connected to a node
1208. Node 1204 is connected to the input of a conventional inverter 1210 and also to one
side of the source/drain path of an N-channel transistor 1212, the other side thereof
connected to $V_{DD}$ and the gate thereof connected to a node 1214, which node 1214 is also
connected to the output of inverter 1210. Node 1214 is connected to the input of an inverter
1216, the output thereof providing the Q-Bar output. Node 1214 also is connected through
a delay block 1218 to the input of a NAND gate 1220 labeled "ND1." NAND gate 1220 is
comprised of a P-channel transistor 1222 having the source/drain path thereof connected
between $V_{SS}$ and the node 1208 and an N-channel transistor 1224 having the source/drain
path thereof connected between the node 1204 and one side of the source/drain path of an N-channel transistor 1226, the other side thereof connected to $V_{SS}$. The gates of transistors 1222 and 1224 are connected to the output of the delay block 1218. The gate of transistor 1226 is connected to the reset input “RST” from the other side of the S/R latch 408. Node 1208 is connected to the input of an inverter 1230, the output thereof driving the gate of an N-channel transistor 1232 having the source/drain path thereof connected between the output of the comparator 402, the SET input of latch 408, and the other side of the source/drain path of transistor 1232 connected to $V_{SS}$. The parallel structure to that associated with the output of comparator 402 in FIGURE 12 is provided for the output of comparator 404 for the Reset input.

[0030] In operation, when the positive input of comparator 402, FB1, charges up, SET starts to go high. As it reaches the threshold voltage $V_{TH}$ of transistor 1202, Q-Bar begins to go low and, at the same time, the other side of the latch, which has a NAND gate ND2 similar to ND1, begins to go low and pulls down RST. When RST is pulled down, this then sets the Q-output. Initially, it is assumed that Q-Bar is set to a value of “1” and the Q-output is set to “0” with FB1 equaling “0” on comparator 402 and FB2 on the positive input of comparator 404 being initially set to “1” with SET = 0 and RST =1. The delay block 1218 prevents ND1 from pulling down the SET value before RST goes low. RST going low ensures that the pull down input is low (or ND1 high) to result in a symmetric process for SET/RST.

[0031] Referring now to FIGURE 13, there is illustrated a schematic diagram of the delay block 1218. This delay block is comprised of a plurality of series connected inverters comprised of two series connected transistors, a P-channel transistor 1302 and an N-channel transistor 1304, with the gates thereof connected together and one side of the source/drain path thereof connected to a node 1306, transistor 1302 connected between $V_{DD}$ and $V_{SS}$.

[0032] Referring now to FIGURE 14, there is illustrated a diagrammatic view of a simplified comparator illustrating how supply independence is enhanced. The comparator of FIGURE 14 is illustrated with a current source 1402 disposed between $V_{DD}$ and a node
1404, node 1404 connected to one side of two differential connected P-channel transistors 1406 and 1408. The gate of transistor 1406 is connected to one input, whereas the gate of transistor 1408 is connected to the other \( V_{\text{REF}} \) input. The other side of the source/drain path of transistor 1406 is connected to a node 1410, which is connected to one side of the source/drain path of an N-channel 1412, the other side thereof connected to ground and the gate thereof connected to both the drain thereof on node 1410 and to the gate of an N-channel transistor 1414. Transistor 1414 has the source/drain path thereof connected between the other side of transistor 1408 and \( V_{\text{SS}} \). Additionally, an offset transistor(s) 1416 of the P-channel type has the source/drain path thereof connected across the source/drain path of transistor 1408, the gate thereof connected to \( V_{\text{REF}} \) and also to the gate of transistor 1408. Transistor 1416 represents selectable transistors that are mask programmable to select a predetermined offset in the comparator. This offset at the input of the comparators aid in the supply independence. Without offset, the following would be true:

With offset:

\[
T_{\text{Period}} = 2 \cdot (-\tau \cdot \ln(1 - \frac{V_{\text{Trip}}}{V_{\text{DD}}}) + T_{\text{Delay(comp)}})
\]

\[
T_{\text{Period}} = 2 \cdot (-\tau \cdot \ln(1 - \text{ratio}) + T_{\text{Delay(comp)}})
\]

\[
V_{\text{Trip}} = \text{ratio} \cdot V_{\text{DD}}
\]

Without offset:

\[
V_{\text{Trip}} = V_{\text{Trip}} + V_{\text{OS}}
\]

\[
T_{\text{Period}} = 2 \cdot (-\tau \cdot \ln(1 - \text{ratio} - \frac{V_{\text{OS}}}{V_{\text{DD}}}) + T_{\text{Delay(comp)}})
\]

From these equations, it can be seen that \( V_{\text{DD}} \) dependence has been added. Power supply dependence can be added or subtracted by varying the transistors 1416, noting that there could be variable transistors across transistor 1406 also. This way, the offset can be made negative or positive. Again, this is a mask programmable system.
[0033] Referring now to FIGURE 15, there is illustrated a diagrammatic view of one instantiation of the precision oscillator. In the oscillator implemented on the integrated circuit, a programmable internal clock generator 2402 is provided that is controlled by a register 2406 and a register 2408. The output of the internal clock generator is input to a divide circuit 2410, which is also controlled by the register 2408, the output thereof being input to one input of a multiplexer 2410. This multiplexer 2410 is controlled by the register 2408. Register 2410 outputs the system clock (SYSCLK), which is input to the baud rate generator 302. In addition to an internal clock generator, there is also a provision for an external crystal controlled oscillator. A crystal controlled internal or on-chip oscillator 2412 is provided that is interfaced through an input circuit 2414 to terminals 2416 and 2418 to an external crystal 2416. The output of the oscillator 2412 is input to one input of the multiplexer 2410. Additionally, an external clock is provided on a terminal 2420 that is also input to one input of the multiplexer 2410. The crystal controlled oscillator 2412 is controlled by a register 2422.

[0034] The internal oscillator 2402 is provided such that it will be the default system clock after a system reset. The internal oscillator period can be programmed with the register 2406 by the following equation:

$$\Delta T \equiv 0.0025 \times \frac{1}{f_{BASE}} \times \Delta OSCICL$$

wherein $f_{BASE}$ is a frequency of the internal oscillator followed by a reset, $\Delta T$ is the change in internal oscillator, and $\Delta OSCICL$ is a change to the value held in the register 2406.

Typically, the register 2406 will be factory calibrated to a defined frequency such as, in one example, 12.0 MHz.

[0035] Referring now to FIGURE 16, there is illustrated a table for register 2406 wherein it can be seen that bits 6-0 are associated with the calibration register of the oscillator and its value can be changed internally. FIGURE 17 illustrates the control register 2408 illustrating the controls provided therefor.
[0036] Although the preferred embodiment has been described in detail, it should be understood that various changes, substitutions and alterations can be made therein without departing from the spirit and scope of the invention as defined by the appended claims.
WHAT IS CLAIMED IS:

1. An integrated system on a chip with serial asynchronous communication capabilities, comprising:
   processing circuitry for performing predefined digital processing functions on the chip;
   a free running clock circuit for generating a temperature compensated clock;
   an asynchronous on-chip communication device for digitally communicating with an off-chip asynchronous communication device, which off-chip asynchronous communication device has an independent time reference, which communication between said on-chip communication device and said off-chip asynchronous communication device is effected without clock recovery, said asynchronous on-chip communication device having a time-base derived from said temperature compensated clock; and
   wherein said temperature compensated clock provides a time reference for both said processing circuitry and said asynchronous on-chip communication device.

2. The integrated system on a chip of Claim 1, wherein said asynchronous on-chip communication device is operable to transmit data and receive data asynchronously with said transmission and reception operations deriving their time base from said temperature compensated clock.

3. The integrated system on the chip of Claim 1, wherein said free running clock circuit comprises:
   a switching circuit for switching between first and second logic states at a predetermined frequency, said switching circuitry changing between said first and second logic states based upon a trip voltage, said switching circuitry having an inherent temperature profile associated therewith; and
   a temperature compensated trip voltage generator for outputting a defined trip voltage that is compensated over temperature to offset the
temperature profile of said switching circuit to provide an overall temperature
compensated operation for said free running clock circuit.

4. The integrated system on a chip of Claim 3, wherein said
temperature compensated trip voltage generator includes at least two resistive
devices of different materials and having different temperature coefficients.

5. The integrated system on a chip of Claim 4, wherein said at least
two resistive devices have positive temperature coefficients.

6. The integrated system on a chip of Claim 4, wherein said
temperature compensated trip voltage generator comprises a divider circuit with a
top resistor connected in series with a bottom resistor between two supply
terminals of differing voltages, said at least two resistive devices connected in
parallel and comprise at least a portion of said bottom resistor.

7. The integrated system on a chip of Claim 6, wherein said top
resistor sets the value of said trip voltage.

8. The integrated system on a chip of Claim 7, wherein said at least
two resistive devices have the values varied to set the temperature coefficient of
said trip voltage.

9. The integrated system on a chip of Claim 4, wherein one of said at
least two resistive devices comprises an end diffusion resistor and the other
thereof comprises a polycrystalline silicon resistor.

10. The integrated system on a chip of Claim 3, wherein said
switching circuit comprises:
a comparator circuit that is comprised of first and second
comparators, each of said first and second comparators having a reference input
connected to receive said temperature compensated trip voltage output by said
temperature compensated trip voltage generator with the output of each of said
two comparators changing logic states between a first logic state and a second
logic state when the other input thereof passes said trip voltage; and
an RC timing circuit for defining when each of said two

5 comparators switches the outputs thereof by providing a feedback that is input to
the other input of each of the two comparators.

11. The integrated system on a chip of Claim 10, wherein said RC
timing circuit sets the frequency of said free running timing circuit and said RC
timing circuit is variable.

10

12. The integrated system on a chip of Claim 11, wherein said RC
timing circuit comprises:

a first RC circuit and a second RC circuit;

15 said first RC circuit and said second RC circuit each comprising a
resistor connected through a switching device having an associated switch input
between a first supply terminal and one side of a first capacitor, the other side of
said first capacitor connected to another different supply terminal wherein current
is switchable through said resistor to charge said capacitor;
said first and second RC circuits having said associated switch

20 input connected to an associated one of said two comparator outputs such that
charging up of the associated one of said first capacitors will cause the voltage at
the one plate thereof to be fed back to the other input of the other of said two
comparators wherein the other of said two comparators will switch when the

25 voltage on the one plate of said associated first capacitor exceeds the trip voltage.

13. The integrated system on a chip of Claim 10, wherein each of said
comparators includes a differential input pair of MOS transistors for providing
the two inputs thereto, and further comprising an offset circuit for offsetting the

30 voltage between the differential input pair of MOS transistors.

14. The integrated system on a chip of Claim 13, wherein said offset
circuit comprises a parallel offset transistor disposed in parallel with one of the differential input pair of MOS transistors.
**FIG. 16**

<table>
<thead>
<tr>
<th>R/W</th>
<th>R/W</th>
<th>R/W</th>
<th>R/W</th>
<th>R/W</th>
<th>R/W</th>
<th>R/W</th>
<th>R/W</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>BIT6</td>
<td>BIT5</td>
<td>BIT4</td>
<td>BIT3</td>
<td>BIT2</td>
<td>BIT1</td>
<td>BIT0</td>
</tr>
</tbody>
</table>

**ACTUAL VALUE**

**RESET VALUE**

**VARIABLE SFR**

**ADDRESS:** 0xB3

---

**Bit7:** UNUSED. Read=0. Write=don't care.

**Bits 6–0:** OSCICL: Internal Oscillator Calibration Register.

This register determines the internal oscillator period.

---

**FIG. 17**

<table>
<thead>
<tr>
<th>R/W</th>
<th>R/W</th>
<th>R/W</th>
<th>R/W</th>
<th>R/W</th>
<th>R/W</th>
<th>R/W</th>
<th>R/W</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>IFRDY</td>
<td>CLKSL</td>
<td>IOSCEN</td>
<td>IFCN1</td>
<td>IFCN0</td>
</tr>
<tr>
<td>BIT7</td>
<td>BIT6</td>
<td>BIT5</td>
<td>BIT4</td>
<td>BIT3</td>
<td>BIT2</td>
<td>BIT1</td>
<td>BIT0</td>
</tr>
</tbody>
</table>

**ACTUAL VALUE**

**RESET VALUE**

**000100100 SFR**

**ADDRESS:** 0xB2

---

**Bits7–5:** UNUSED. Read=000b, Write=don't care.

**Bit4:** IFRDY: Internal Oscillator Frequency Ready Flag.

0: Internal Oscillator is not running at programmed frequency.

1: Internal Oscillator is running at programmed frequency.

**Bit3:** CLKSL: System Clock Source Select Bit.

0: SYSCLK derived from the Internal Oscillator, and scaled as per the IFCN bits.

1: SYSCLK derived from the External Oscillator circuit.

**Bit2:** IOSCEN: Internal Oscillator Enable Bit.

0: Internal Oscillator Disabled.

1: Internal Oscillator Enabled.

**Bits1–0:** IFCN1–0: Internal Oscillator Frequency Control Bits.

00: SYSCLK derived from Internal Oscillator divided by 8.

01: SYSCLK derived from Internal Oscillator divided by 4.

10: SYSCLK derived from Internal Oscillator divided by 2.

11: SYSCLK derived from Internal Oscillator divided by 1.
**INTERNATIONAL SEARCH REPORT**

**CLASSIFICATION OF SUBJECT MATTER**

IPC(7) : G06F 1/12
US CL. : 713/400

According to International Patent Classification (IPC) or to both national classification and IPC

**FIELDS SEARCHED**

Minimum documentation searched (classification system followed by classification symbols)
U.S. : 713/400 338/7,713/500,331/17

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

Please See Continuation Sheet

**DOCUMENTS CONSIDERED TO BE RELEVANT**

<table>
<thead>
<tr>
<th>Category</th>
<th>Citation of document, with indication, where appropriate, of the relevant passages</th>
<th>Relevant to claim No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Y</td>
<td>US 3,961,138 A (Fellinger) 01 June 1976, see entire document.</td>
<td>1-14</td>
</tr>
<tr>
<td>Y</td>
<td>US 6,337,605 B1 (Divoux) 08 January 2002, see entire document.</td>
<td>3-14</td>
</tr>
<tr>
<td>Y</td>
<td>US 4,851,792 A (Ochiai et al.) 25 July 1989, see entire document.</td>
<td>6-8</td>
</tr>
<tr>
<td>Y</td>
<td>US 5,448,103 A (DE WIT) 05 September 1995, see entire document.</td>
<td>3-5, 9</td>
</tr>
<tr>
<td>Y</td>
<td>US 4,479,097 A (Larson et al.) 23 October 1984, see entire document.</td>
<td>10-12</td>
</tr>
<tr>
<td>Y,P</td>
<td>US 2002/0180493 A1 (Horn) 05 December 2002, see entire document.</td>
<td>10, 13-14</td>
</tr>
<tr>
<td>A</td>
<td>US 5,596,765 A (Baum et al.) 21 January 1997.</td>
<td>1-14</td>
</tr>
<tr>
<td>A</td>
<td>US 5,604,467 A (Matthews) 18 February 1997.</td>
<td>1-14</td>
</tr>
</tbody>
</table>

Further documents are listed in the continuation of Box C. See patent family annex.

**Date of the actual completion of the international search**


**Date of mailing of the international search report**

28 JAN 2004

**Name and mailing address of the ISA/US**

Mail Stop PCT, Attn: ISA/US
Commissions for Patents
P.O. Box 1450
Alexandria, Virginia 22313-1450
Facsimile No. (703)305-5230

Authorized officer
Vincent Trans

Telephone No. (703) 305-9750

Form PCT/ISA/210 (second sheet) (July 1998)
<table>
<thead>
<tr>
<th>Category</th>
<th>Citation of document, with indication, where appropriate, of the relevant passages</th>
<th>Relevant to claim No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>US 5,889,441 A (Inn) 30 March 1999.</td>
<td>1-14</td>
</tr>
<tr>
<td>A</td>
<td>US 4,352,053 A (Oguchi et al.) 28 September 1982.</td>
<td>1-14</td>
</tr>
</tbody>
</table>
Continuation of B. FIELDS SEARCHED Item 3:
USPAT, US-PGPUB, EPO, IPO, DERWENT, IBM-TDB
precision, oscillator, temperature, clock, coefficient, crystal