



(12) **United States Design Patent**  
**Fleece et al.**

(10) **Patent No.:** **US D995,456 S**  
(45) **Date of Patent:** **\*\* Aug. 15, 2023**

- (54) **CIRCUIT BOARD**
- (71) Applicant: **Fleece Performance Engineering, Inc.**,  
Pittsboro, IN (US)
- (72) Inventors: **Brayden Fleece**, North Salem, IN (US);  
**Matthew Miller**, Noblesville, IN (US)
- (73) Assignee: **FLEECE PERFORMANCE**  
**ENGINEERING, INC.**, Pittsboro, IN  
(US)
- (\*\*) Term: **15 Years**

D883,240 S	5/2020	Fathauer	
D909,319 S	2/2021	Nordeen	
D937,230 S *	11/2021	Fleece	D13/182
11,472,329 B2 *	10/2022	Fleece	B60Q 1/0088
			315/82
2009/0269075 A1 *	10/2009	Wong	H05K 1/0274
			398/135
2018/0110129 A1 *	4/2018	Kieslinger	F21S 41/141

- (21) Appl. No.: **29/795,506**
- (22) Filed: **Jun. 18, 2021**
- (51) **LOC (14) Cl.** ..... **13-03**
- (52) **U.S. Cl.**  
USPC ..... **D13/182**
- (58) **Field of Classification Search**  
USPC ..... D13/123, 154, 173, 178, 182, 199  
CPC ..... H05K 5/03; H05K 5/061; H05K 1/18;  
H05K 2201/09063; H05K 2201/09854;  
H05K 3/005; Y10T 29/49155  
See application file for complete search history.

**OTHER PUBLICATIONS**

Fleece Performance All Lights On, dated Apr. 3, 2020, [online], [site visited Mar. 30, 2023]. Available from Internet, URL: <https://www.fleeceperformance.com/all-lights-on.html> (Year: 2020).\*

\* cited by examiner

*Primary Examiner* — Shawn T Gingrich  
*Assistant Examiner* — Caleb M Baker  
(74) *Attorney, Agent, or Firm* — Taft Stettinius & Hollister LLP; Stephen F. Rost

(57) **CLAIM**

The ornamental design for a circuit board, as shown and described.

**DESCRIPTION**

FIG. 1 is a front, right perspective view of a circuit board shown according to the present design;  
FIG. 2 is a rear, left perspective view thereof;  
FIG. 3 is a front view thereof;  
FIG. 4 is a rear view thereof;  
FIG. 5 is a right side elevational view thereof;  
FIG. 6 is a left side elevational view thereof;  
FIG. 7 is a top view thereof; and,  
FIG. 8 is a bottom view thereof.  
The broken line in the figures represent environment or portions of the circuit board which form no part of the claimed design.

- (56) **References Cited**  
U.S. PATENT DOCUMENTS
- |              |         |                 |         |
|--------------|---------|-----------------|---------|
| D443,253 S * | 6/2001  | Nagase          | D13/182 |
| D492,266 S * | 6/2004  | Hamden          | D13/182 |
| 7,945,769 B2 | 5/2011  | Hong et al.     |         |
| 8,498,121 B2 | 7/2013  | King et al.     |         |
| 8,880,817 B2 | 11/2014 | Krishnan et al. |         |
| D798,868 S   | 10/2017 | Daniel          |         |
| D799,438 S   | 10/2017 | Takahashi       |         |
| D801,283 S * | 10/2017 | Walsh           | D13/154 |
| D821,339 S   | 6/2018  | McCurley        |         |
| D842,817 S * | 3/2019  | Covell          | D13/154 |
| D843,326 S * | 3/2019  | Covell          | D13/154 |
| D880,484 S   | 4/2020  | Li              |         |

**1 Claim, 3 Drawing Sheets**




Fig. 1




Fig. 2




Fig. 3




Fig. 4




Fig. 5




Fig. 6




Fig. 7




Fig. 8

