




INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁵ : G06F 15/18, 13/00, 7/16	A1	(11) International Publication Number: WO 94/09441 (43) International Publication Date: 28 April 1994 (28.04.94)
(21) International Application Number: PCT/US93/09003 (22) International Filing Date: 23 September 1993 (23.09.93) (30) Priority data: 07/959,562 13 October 1992 (13.10.92) US (71) Applicant: REGENTS OF THE UNIVERSITY OF CALIFORNIA [US/US]; 300 Lakeside Drive, 22nd Floor, Oakland, CA 94612-3550 (US). (72) Inventors: ROSKA, Tamas ; Kikelet u. 38/b, H-1125 Budapest (HU). CHUA, Leon, O. ; 2916 Avalon Avenue, Berkeley, CA 94705 (US). (74) Agents: JONES, Allston et al.; Phillips, Moore, Lempio & Finley, 399 Sherman Avenue, Suite 10, Palo Alto, CA 94306-1827 (US).		(81) Designated States: AU, BB, BG, BR, BY, CA, CH, CZ, FI, HU, JP, KP, KR, KZ, LK, LV, MG, MN, MW, NO, NZ, PL, RO, RU, SD, SK, UA, UZ, VN, European patent (AT, BE, CH, DE, DK, ES, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, ML, MR, NE, SN, TD, TG). Published <i>With international search report. Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.</i>

(54) Title: CNN UNIVERSAL MACHINE AND SUPERCOMPUTER**(57) Abstract**

This invention has 3 parts. Part 1 proposes a Cellular Neural Network or CNN universal chip (100) architecture with analog stored programs (104, 112) and time-multiplex templates. Hundreds of dedicated CNN chips may be replaced with a single programmable, real-time VLSI chip (100). Each chip (100) includes a global analogic programming unit or GAPU (102). Each chip (100) also includes a grid of enhanced cells (110), with each such cell having local units for: memory (112, 114), logic (116), communications and control (118) and output (120) functions. Part 2 proposes a unique wireless non-optical method for outputting information from the CNN analog array via electromagnetic waves generated by non-linear oscillations and chaos. Part 3 combines a set of analog, or digitally emulated, CNN universal chips (100) to design a CNN array supercomputer capable of solving non-linear partial differential equations (e.g., wave type, Navier-Stokes-type, etc.).

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	FR	France	MR	Mauritania
AU	Australia	GA	Gabon	MW	Malawi
BB	Barbados	GB	United Kingdom	NE	Niger
BE	Belgium	GN	Guinea	NL	Netherlands
BF	Burkina Faso	GR	Greece	NO	Norway
BG	Bulgaria	HU	Hungary	NZ	New Zealand
BJ	Benin	IE	Ireland	PL	Poland
BR	Brazil	IT	Italy	PT	Portugal
BY	Belarus	JP	Japan	RO	Romania
CA	Canada	KP	Democratic People's Republic of Korea	RU	Russian Federation
CF	Central African Republic	KR	Republic of Korea	SD	Sudan
CG	Congo	KZ	Kazakhstan	SE	Sweden
CH	Switzerland	LI	Liechtenstein	SI	Slovenia
CI	Côte d'Ivoire	LK	Sri Lanka	SK	Slovak Republic
CM	Cameroon	LU	Luxembourg	SN	Senegal
CN	China	LV	Latvia	TD	Chad
CS	Czechoslovakia	MC	Monaco	TG	Togo
CZ	Czech Republic	MG	Madagascar	UA	Ukraine
DE	Germany	ML	Mali	US	United States of America
DK	Denmark	MN	Mongolia	UZ	Uzbekistan
ES	Spain			VN	Viêt Nam
FI	Finland				

CNN UNIVERSAL MACHINE AND SUPERCOMPUTER5 GOVERNMENT RIGHTS

This invention was made with Government support under Contract No. N00014-89-J-1402, awarded by the Office of Naval Research, and Grant No. MIP-8912639, awarded by the National Science Foundation. The Government has certain rights in this invention.

10 CROSS-REFERENCE

This invention is related to an earlier filed patent application entitled "CELLULAR NEURAL NETWORK", having been assigned serial number 07/417,728, filed on October 5, 1989, by Leon O. Chua and Lin Yang, and assigned to the same assignee as is the present patent application.

15 FIELD OF THE INVENTION

The present invention relates to cellular neural networks (CNN), and more particularly to a fully programmable CNN which can be used as a supercomputer.

20 BACKGROUND OF THE INVENTION

A cellular neural network (CNN) is a multi-dimensional lattice array of a plurality of identical cells. In a two-dimensional planar array of cells, the array may be either square, rectangular, hexagonal, etc. For the 3-dimensional case, the array in any direction can have one or more cells, i.e., there does not have to be the same number of cells in each of the 3-dimensions of the array. With respect to any single cells, the cells closest to it are its neighbor cells. Additionally, the neighbor cells of each cell expand concentrically from that single cell as layers of neighbors. Each cell in the array interacts directly non-linearly and in continuous time (possibly delayed)

- 2 -

within a prescribed number (r) of layers r -neighborhood of its neighborhood of cells within the lattice. The r -neighborhood is called "receptive field of radius". Cells not directly connected together may affect each other indirectly because of the propagation effects of the CNN. A CNN is capable of high-speed parallel signal processing.

In a two dimensional, single-plane CNN, each neighborhood of cells will also be two dimensional and be a sub-set of the cells in the single-plane of the CNN. In a three dimensional CNN, there will be at least two planes of CNNs and the layers of neighbor cells may be either restricted to the single plane in which they are physically located, or the layers of neighbor cells could also be three dimensional and incorporate portions of several planes much like layers of an onion. The actual application dictates whether the layers of neighbor cells are two or three dimensional.

The basic unit of a CNN is the cell. Each cell contains linear and nonlinear circuit elements, which may include linear capacitors, linear inductors, linear resistors, linear and nonlinear controlled sources, and independent sources. Further, the application specific cloning template determines the interconnection of the cells and cell plants. In the past, if a different application was desired the ICs that incorporate the cells would have to be interchanged for other ICs for cells that have been interconnected in accordance with the cloning template for the new application.

If a CNN can be made programmable without the need to substitute hardware components in order to do so then a CNN would become an analog supercomputer that could be faster than digital supercomputers which are currently available. The present invention makes that a reality.

- 3 -

SUMMARY OF THE INVENTION

The CNN universal machine of the present invention is a cellular analog stored-program multidimensional array computer with local analog and logic memory, analogic computing units, and local and global communication and control units. The global analog stored-program memory concept is a key element of the CNN universal chip architecture providing the implementation of analogic algorithms using time-multiplex templates. Though, as implementation examples we consider mainly IC realizations, many other implementations are possible (optical, chemical, biological, etc.).

The CNN machine of the present invention is universal in the same sense as a Turing machine except that all of the signals are analog, not digital. However, the so called dual computing structure in the architecture of the present invention allows a direct combination of analog and logic signals, without any analog-digital conversion.

As a special case, the unit of a modified canonical chaos circuit is outlined for the analog processing element of the CNN array.

A high input throughput rate can be realized by the present invention by implementing sensory arrays directly at the processing cells. On the other hand, at the output, a wireless EM Wave detector could be used to increase the throughput rate further. This is made possible by using oscillation and chaos for detecting certain features.

The third key element of the present invention is the use of the analog, or digitally emulated, CNN universal chip architecture in an array to form a CNN array supercomputer. This can be used for solving a very broad class of nonlinear partial differential equations

- 4 -

(PDEs) at a fraction of the time or cost of using an existing supercomputer. The Laplace, the diffusion, the wave, the Navier-Stokes, and other types of PDEs can efficiently be solved by the CNN array supercomputer of
5 the present invention.

The invention of this genuinely new architecture of the present invention can, depending on the application, include a CNN array with possible nonlinear and delay-type templates as the nucleus, dual
10 computing CNNs, a chaos circuit, and it was equally motivated by living systems such as the hemispheric cerebral asymmetry of the brain, the multi-projection property of the visual system, etc. Thus, the unique analogic algorithms of the universal CNN machine of the
15 present invention can also serve as prototype modelling tools for a broad class of biological and cognitive processes.

BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 is a two-dimensional simplified block
20 schematic diagram of a single-plane cellular neural network of the prior art showing a CNN having the interconnections between cells being only to the nearest neighbors.

Figure 2 is a block schematic representation of
25 the interconnection between the planes of a multi-plane CNN of the prior art.

Figure 3a is a graphical illustration of a
plane of a universal CNN machine of the present
invention.

30 Figure 3b is an expanded block diagram of a single cell of the CNN machine of Figure 3a.

Figure 3c is an expanded block diagram of the
GAPU of Figure 3a.

35 Figures 4a and 4b together present a schematic representation of an equivalent circuit of a single

- 5 -

enhanced CNN cell of the present invention as in Figure 3b.

Figure 5 is an expanded block diagram representation of GAPI of Figure 3c.

5 Figure 6 is a schematic diagram of a chaos circuit of the present invention.

Figures 7a-7c illustrates the equivalent circuit of three different states of the chaos generator of Figure 6.

10 Figure 8 illustrates the logical outputs of each of the layers of the CNN machine.

Figure 9 is a flow diagram of an analogic (dual) CNN algorithm to solve a stated problem in an example.

15 Figures 10a-10f are graphical illustrations of the input signal to and the resultant signals at each step the flow chart of Figure 9.

DESCRIPTION OF THE PREFERRED EMBODIMENT

Referring to Figure 1, there is shown a 4x4 two-dimensional cellular neural network of the prior art by way of illustration. The cells $C(i,j)$ are shown here in a square array of four rows and four columns with "i" representing the row number and "j" representing the column number. In Figure 1, there are sixteen cells each shown schematically as being interconnected only to its nearest neighbors, i.e., the first layer of neighbor cells. For example, cell 12 $\{C(2,2)\}$ is shown interconnected with cells 30-44 by links 14-28, respectively. Each of links 14-28 shown here are bi-directional between the two cells to which that link is connected. In this example, there is only one layer of neighbor interconnects between the cells with cells 30-44 substantially forming a circle around cell 12. If there were a second layer of neighbor interconnects, cell 12 would similarly also be interconnected with cells 46-58.

20
25
30
35

- 6 -

This layer of neighbor cells forms only a partial circle due to the limited size of the CNN in this example.

Referring to Figure 2, there is shown a typical schematic representation of a multi-plane CNN of the prior art having planes 60-64. The input signal is shown being applied directly to plane 60 and feed forward path 68, and via delays 74 and 76 to planes 62 and 64, respectively. In addition, the output signal from plane 60 is applied to plane 62 via delay 70, and the output signal from plane 62 is applied to plane 64 via delay 72. Finally, there is a feedback path 66 for feeding back signals from plane 64 to plane 62, and from plane 62 to plane 60. In this implementation, the value of delay, δ , for each of delays 70-76 is substantially equal.

The CNN universal machine and supercomputer of the present invention provides at least three new capabilities; the analog stored program and the time-multiplex operation of layers, the wireless detection, and flexible representation of various PDEs using a chaos circuit, or other cell circuit.

Table I summarizes several types of CNNs according to grid types, processor types, interaction types, and modes of operation. This table will undoubtedly expand as additional techniques and applications are identified. Additionally there are several other issues, e.g. template design and learning, physical implementations, qualitative theory, accuracy, and vast areas of applications.

Present Invention Architectures

First, the CNN of the present invention can be defined as an analog cellular nonlinear dynamic processor array characterized by the following features:

(i) analog processors that process continuous signals, that are continuous-time or discrete time signals (i.e., the input, output, and state variables are

- 7 -

C^k functions at least for finite intervals), the processors are basically identical (a single term of them may vary regularly);

(ii) the processors are placed on a 3D
5 geometric cellular grid (several 2D planes);

(iii) the interactions between the processors are mainly local, i.e., each processor is interacting with others within a finite neighborhood (nearest neighbor is just a special case), and mainly translation
10 invariant defined by the cloning template (the dynamics of a given interaction may be a design parameter);

(iv) the mode of operation may be transient, equilibrium, periodic, chaotic, or combined with logic (without A-D conversion).

15 Part 1

The prior art CNN array 10 (see Figure 1), with some elementary logic additions, is used as a nucleus for the new architecture of the present invention. However, the following additional features and circuit elements
20 are responsible for universal capabilities of the machine of the present invention. Analog two or three dimensional array-signals which assume continuous values in continuous or discrete-time over an interval are used in the present invention.

25 Referring to Figure 3a, there is shown a partial block diagram of the CNN universal chip 100 of the present invention. This chip architecture can be divided into two distinct regions as shown in Figure 3a. In the upper portion of Figure 3a there is what appears
30 to be the familiar CNN structure of the prior art as shown in Figure 1, and in the lower portion there is a block representation of the global analogic programming unit (GAPU) 102 which is discussed further below.

35 As is well known in the CNN art, and which carries over here, is that the grid of individual cells

- 8 -

110 as shown in Figure 3a as being rectangular, could be any two-dimensional configuration (triangular, hexagonal, polygonal, etc.). This is more application dependent than theory dependent. Additionally, as was true in the prior art, it is also true here, different grid sizes and shapes can be used for different planes in a multi-plane CNN (e.g. to simulate the magno and parvo cells in the living visual systems).

A connection radius of $r=1$ is shown in the upper portion of Figure 3a for simplicity. It should be understood that, without loss of generality, larger radius values can be implemented in the same way to increase the connection density as necessary.

In fact, the universal chip architecture illustrated in Figure 3a represents the functional architecture of the CNN universal machine of the present invention in two senses: (1) several CNN universal chips 100 (e.g. planes 60-64 in Figure 2) stacked upon each other results in a three dimensional universal CNN machine of the present invention, and (2) several two-dimensional "planes" (as in Figure 1) of a three-dimensional CNN machine of the present invention can be implemented on the CNN universal chip architecture of the present invention with time multiplexing using local analog and logic memory registers. To further broaden the cell capacity of a physical CNN universal chip, several chips can be placed next to each other on a planar substrate with only the border cells on one chip connected to border cells on an adjacent chip as if all of the cells had been on the same larger chip. If the feedback/feedforward signals of the CNN are to be connected to more than just the first layer of neighbor cells then the border cells of each of the adjacent cells would also have to be connected to the appropriate additional cells on each chip as if those cells were each

- 9 -

on the same chip. For multiple plane CNNs there needs be only one GAPU.

An expanded view of any and every CNN cell 110 of Figure 3a is shown in more detail in Figure 3b. In addition to the nucleus of the single cell which is equivalent to the CNN cell of the prior art, there are several additional analog and logical circuit elements associated with each cell. It should be noted here that "logical" and "digital" are not to be equated with each other. A digital circuit includes various gates and registers to code 2^n values (e.g. decimal, hexadecimal, etc.), whereas a logical circuit processes logical values without coding.

The additional circuit elements in each cell of the CNN universal machine of the present invention are a local analog memory unit (LAM) 112, a local logic memory register (LLM) 114, a local logic unit (LLU) 116, a local communications and control unit (LCCU) 118, and a local analog output unit (LAOU) 120. In operation the LAM 112 cell values are combined by the LAOU 120 while the logic register values are combined by the LLU 116. The LCCU 118 provides the control of the cell configuration and the analog and logic instruction communication. The operation of the enhanced CNN cell of the present invention and each of these elements is discussed in greater detail with respect to Figures 4a and 4b below.

The global analogic programming unit (GAPU) 102 controls the entire cell and is shown in more detail in Figure 3c. Here it can be seen that GAPU 102 has four constituent parts, an analog program register (APR) 104, a logical program register (LPR) 106, an optional switch configuration register (SCR) 115 and a global analogic control unit (GAPU) 108. Thus it can be seen that GACU 102 is a "dual" unit with both analog and logical components, but without A-D converters. It is used to

- 10 -

control the identical functions of all cells and the sequences of these functions, namely:

- the analog template elements;
- the function of LLU 116;
- 5 • the cell configurations (including the selection within LAOU 120);
- the start of the different units.

The operation of GAPU 102 and each of the elements that it contains will be discussed in relation to Figure 5
10 below.

If the implementation of the overall CNN universal machine is done on multiple chips, then several of GACUs 102 can be used in an array partitioning GAPU 102 between the chips working together with a central
15 GAPU 102. In such an implementation APR 104 can also be divided to form an analog cache register.

Figures 4a and 4b together present a schematic diagram of an equivalent circuit representation of a typical individual cell 110 (see Figure 3b) of the
20 present invention. In this diagram the suffixes u, x and y denote the input, state and output, respectively, of the cell. Additionally, node voltage v_{xij} is called the state of the cell, node voltage v_{uij} is called the input of the cell, the node voltage v_{yij} is called the output of the analog portion of the cell, and Y_{ij} is the logical output
25 of the cell.

Templates A and B define the feedback and feedforward, respectively, between neighbor cells and are programmable via GAPU 102. They each may contain
30 variable gain amplifiers with the gain values being received externally. At the input, sequentially, various values of node voltage v_{uij} , the input signals, are stored as analog signals locally in LAM1 112¹. Similarly, the initial state, $v_{xij}(0)$, is also stored locally as an analog
35 signal in LAM2 112², and subsequent state values are

- 11 -

stored sequentially as analog signals in LAM3 112³.
Finally, several consecutive output values, v_{yij} , are
stored as analog signals in LAM4 112⁴. Once at least one
result is present in LAM4 112⁴, it can be used as an input
5 or initial state to LAOU 120, meanwhile different B and A
templates can be programmed to calculate iterative
instructions. In very high speed applications LAM4 112⁴
could be an analog delay line. Now, after several
consecutive results have been sorted in LAM4 112⁴, they
10 are combined by LAOU 120 to calculate an output value,
 v^*_{yij} . For example, LAOU 120 could be a diode or a small
amplifier which adds the analog values from LAM4 112⁴.
One implementation of LAMs 112 could be capacitors on
which the analog voltage can be stored.

15 In the local analog memory (LAM^x) 112^x, in
addition to the local input, state, and output memory
elements, some additional output memory cells are used in
LAM4 112⁴. These additional output memory cells provide
for the application of a local analog output unit (LAOU)
20 120 where the analog memory values are combined by simple
analog circuits (using programmable switches one
particular operator can be selected). These elements can
also be used (in an analogic algorithm) for the
implementation of branching into several parallel
25 branches (time multiplexing with analog signal values).

From the analog portion of the CNN of the
present invention that is shown in Figure 4a the signal
 v^*_{yij} , in Figure 4b, is applied to a simple bipolar/
unipolar shift unit 122 to transform the analog output to
30 logic values with consecutive values being stored in a
local logic memory register (LLM) 114 which may be
implemented, for example, by a multi-stage shift register
where the converted logic signals are stored in analog
form (just yes or no). Having several consecutive logic
35 values stored in LLM 114 allows for the implementations

- 12 -

of branching in the analogic algorithms (at logic signal arrays).

The results stored in LLM 114 are then combined in LLU 116. LLU 116 is programmable to combine the logic values stored in LLM 114 into a single output. Further, LLU 116 is programmable from GAPU 102 and may be implemented, e.g., as a memory or a PLA. Thus the logical output signal, Y_{ij} , provides a "yes" or "no" response to whether the feature that the CNN was programmed to detect by templates A and B was observed. For example, vertical edges and corners and where they occurred might be detected. The analog-logical (analogic) processing, as illustrated in Figures 4a and 4b, is serial with the analog processing performed first followed by the logical processing.

Throughout the analogic processing discussed above with respect to Figures 4a and 4b, LCCU 118 controls the timing of the various steps in the processing by means of a series of switches that are controlled by GAPU 102. These switches interface with the various elements of Figure 4a via the broken line segments shown in that figure thus controlling the operation of LAMs 112. The switches of LCCU 118 can be implemented several ways including, for example, MOS transistors or SCRs, with the switches being locally the same in each cell.

These configurations are the same for all cells. If there is a global control unit which sends the switch configurations to each cell, the same binary switch configuration code is sent to each cell. Then when the next instruction comes a different switch configuration code will be sent from switch configuration register (SCR 115) of GAPU 102.

In the previous design of the CNN it was necessary to have multiple planes, each working in

- 13 -

parallel and each looking for the occurrence of a different feature. This approach is still possible with the present invention, however, since the present invention makes CNNs programmable it is now possible to
5 use the same hardware to search for different features in a serial mode which greatly reduces the interface hardware necessary for implementation of the CNN supercomputer of the present invention. This does not present a problem since the CNN supercomputer of the
10 present invention operates in very fast real time and if there are five things that need to be searched for the CNN supercomputer is cycled through five times. The key here is that it is so fast that it appears to be nearly instantaneous.

15 Since the CNN supercomputer employs multiplexing and the results are locally stored in each plane, the results from several planes that have been processed simultaneously can be combined with no communication cost since everything is locally stored.
20 This is key. Also analog signals are used so that there is no need for A-D converts in each cell; the actual signals are stored. The local connectivity here provides a high speed supercomputer that is very small and uses very little power.

25 Figure 5 is a block diagram representation of GAPU 102 which as stated in relation to Figure 3c has four parts:

 the global analog program register (APR) 104 for storing the analog programming instructions and
30 different templates for each cell which are the same for each cell (e.g. by using capacitor arrays);

 the global logic program register (LPR) 106 for storing the different logic programming instruction and codes of LLU 116 (same for all cells in the
35 plane);

- 14 -

the global switch configuration register (SCR) 115 for storing the switch configuration of all cells; and

5 the global analogic control unit (GACU) 108 which controls the overall timing for the CNN plane and when each instruction from APR 104 and LPR 106 are entered into LAM 112 and LLU 116, respectively of each cell (the control sequences stored here represent the analogic machine codes of the analogic
10 CNN algorithm) with the use of two global clocks, one determined by the analog dynamics and the other determined by the logic units.

To overcome the on-chip size limitations of these 4 subunits, especially the size limitations of APR
15 104, the division of the on-chip and off-chip analog program storage can be arranged to introduce analog-cache storage (ACS) as well to supplement the on-chip APR 104 storage.

The analogic CNN algorithms can be described by
20 an analogic CNN language (or an equivalent block diagram). This language is translated by a computer to the analogic CNN machine code.

In most applications the radius of interconnects with each CNN will be equal to 1, thus
25 there will be no more than 19 individual signal values to be stored in the registers of APR 104, thus 19 numbers (an analog instruction) will be enough to fully address the processor. Each of the APR registers of Figure 5 represent different analog instructions. These
30 instructions consist of all of the possible values for each of the A and B templates, as well as the bias current, I. The bias current can also be thought of as a threshold. Each contains an instruction to program the individual templates: A with 9 numbers (3x3 matrix with
35 values for feedback to the connected cells of the CNN), B

- 15 -

with 9 numbers (3x3 matrix with values for feedforward to the connected cells of the CNN), and I with 1 number for the bias current of the single cell itself. Similarly, if $r=2$ then 51 numbers will be needed since the A and B templates each will be 5x5, if $r=3$ then 99 numbers since the A and B templates each will be 7x7, etc.

Similarly the size and number of each register in LPR 106 is dependent upon the number of logic values to be combined and the number of different logic instructions. The example below illustrates this.

The selection of the appropriate analog templates, i.e. analog instructions, and the logical instructions is made by GACU 108. Suppose the next instruction is a corner detecting template. GACU 108 then loads the appropriate local programming values of the A, B and I templates. Like in digital microprocessors the program is organized in the sequence of the data and instructions. GACU 108 is a sequential logical store of which instructions to select and in what order from APR 104 and LPR 106 to detect the desired pattern, etc. The operation of GACU 108 is also illustrated in the detailed example below.

Considering the standard fully connected analog neural networks, it is obvious that the latter condition is unimplementable. Partly because the storage space of a single program "instruction" is prohibitively large, partly because the reprogrammability takes more time than the execution time itself. This is a point where the local connectivity comes into the picture. Namely, if we consider a CNN cloning template as an analog instruction, then we have only one or two dozen analog values for an instruction to be stored even if we have thousands of processors. On the contrary, in case of a fully connected analog synchronous neural network (e.g., the Intel 80170), we have about 10,000 analog values for 64

processors and their reprogrammability takes considerable time.

Example:

The task: Given a gray scale image, detect all
5 points in the intersection of vertical and diagonal
edges.

Figure 9 is a flow diagram of the analogic
(dual) CNN algorithm for solving the stated problem. The
first step is to average the intensity of the pixels in
10 the image (block 124), next edges are detected (block
126) followed by the detection of the vertical edges
(block 128) and the diagonal edges (block 130), and the
final step of the logical combination of the results from
the vertical and diagonal edge detections (block 132).
15 As was discussed above, the present invention is capable
of performing operations in series with a single chip
that in earlier CNNs would have to be performed in
parallel using several chips. Thus, each of the four
analog steps (blocks 124-130) can be performed
20 individually with a single chip in series with the final
logical result working only on the information from the
third and fourth steps (blocks 128 and 130). That is not
to say, however, that the present invention is incapable
of operating in the parallel mode that the prior art
25 could operate in, it can. The present invention could
also perform a combination of series and parallel
operations which the block diagram might indicate. The
deciding factors are the speed which is necessary and the
cost and size of the hardware to perform the calculations
30 in any of the optional ways. The key point here is that
a single programmable chip can be capable of performing
all of the steps of an algorithm.

Assuming that $r=1$ in the CNN implementation
that is being used, the A and B templates will each be
35 3×3 . Thus, the three registers of GAPU 102: APR 104, LPR

106, and switch configuration register of GACU 108. For purposes of this example, it is assumed that the actual switches in LLU 116 that are controlled by GACU 108 are SCRs, thus in this example, the switch configuration register is called the SCR register.

The SCRs are introduced to decrease the number of wires from GACU 108 necessary to control the switches.

The four templates used in the CNN algorithm are as follows:

10 TEM1 (gray scale average)

$$A = \begin{bmatrix} 0 & 1 & 0 \\ 1 & 2 & 1 \\ 0 & 1 & 0 \end{bmatrix} \qquad B=0 \qquad I=0$$

15

 TEM2 (edge detector)

$$A = \begin{bmatrix} 0 & 0 & 0 \\ 0 & 2 & 0 \\ 0 & 0 & 0 \end{bmatrix} \qquad B = \begin{bmatrix} -0.25 & -0.25 & -0.25 \\ -0.25 & 2 & -0.25 \\ -0.25 & -0.25 & -0.25 \end{bmatrix} \qquad I=-1.5$$

20

 TEM3 (vertical line detector)

$$A = \begin{bmatrix} 0 & 0 & 0 \\ 0 & 1 & 0 \\ 0 & 0 & 0 \end{bmatrix} \qquad B = \begin{bmatrix} -0.25 & 1 & -0.25 \\ -2 & 2 & -2 \\ -0.25 & 1 & -0.25 \end{bmatrix} \qquad I=-6.25$$

25

 TEM4 (diagonal line detector)

$$A = \begin{bmatrix} 0 & 0 & 0 \\ 0 & 1 & 0 \\ 0 & 0 & 0 \end{bmatrix} \qquad B = \begin{bmatrix} 1 & -0.25 & -2 \\ -0.25 & 2 & -0.25 \\ -2 & -0.25 & 1 \end{bmatrix} \qquad I=-6.25$$

30

35

That is, the analog program register (APR) 104 contains the following content (if the template matrices

40

are coded row wise):

	A										B								I		
TEM1	0	1	0	1	2	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
5 TEM2	0	0	0	0	2	0	0	0	0	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1.5
TEM3	0	0	0	0	1	0	0	0	0	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-6.2
10 TEM4	0	0	0	0	1	0	0	0	0	1	-2	-2	-2	-2	-2	-2	-2	-2	-2	-2	-1.5

APR

The logic program register (LPR) 106 contains a single element with the content of a 2 input AND (see Figure 9, block 132) (if coded row-wise as a 2-input memory truth table):

1	1	1	1	0	0	0	1	0	0	0	0	0	0	0	LLU1 (AND)
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	------------

LPR

20

The switch - configurations stored in the switch configuration register (SCR) - have the following states and generate the corresponding actions:

- S0: reset (input, initial state, and all output switches are off).
- S2: start transient
- S3: store analog output in LAM(1), i.e., the first element in the memory LAM4.
- S4: send the analog output stored in LAM4(2) to LLM4(1) after shifting the LLM4 register by one step right (LAOU 120 is now just a single wire)
- S5: feedback the stored analog output (LAM4(1)) to the input/initial state.
- S6: activate the local logic unit 116.
- S7: store the analog output in LAM4(2).

35

In case of having 3 wires to control the local communication and control unit (LCCU) 118, the SCR stores the codes of the different states, for example, as

	S0	S1	S2	S3	S4	S5	S6	S7
wire1	0	1	0	1	0	1	0	1
wire2	0	0	1	1	0	0	1	1
wire3	0	0	0	0	1	1	1	1

5

The LCCU 118 decodes the 3 bit codes to the 8 states of switch configurations (switch position arrangements) providing the cell functions described above.

Now, defining the machine code of the program, namely, the set of instructions of the global analog/logic (analogic) control unit (GACU) 108. The contents of the registers (APR, LPR, SCR) have already been defined. By selecting a single item within a register, all the cells in the CNN are controlled in the same way. Selecting an analog template SEL(TEM1), all the cell's cloning templates (transconductances in case of silicon implementation) will be controlled to realize the given template. Selecting a given local logic unit function, SEL (LLU), in all cells the given truth table (or the PLA content) will be loaded. Selecting a given switch configuration, SEL(Si)/state, the appropriate switch positions will be set in all cells.

Keeping these in mind, the machine code of the CNN program will be as follows:

	<u>Instructions</u>	<u>Comments</u>
	BEGIN	program start
	SEL(S0);	reset
30	SEL(S1);	input
	SEL(TEM1);	tune to TEM1 (gray scale average) each cell
	SEL(S2);	start the CNN transient
	SEL(S3);	store the output in LAM4(1) (B/W image)
	SEL(S5);	feedback this stored output to the input/initial state
35	SEL(TEM2);	tune to TEM2 (edges)
	SEL(S2);	start the CNN transient
	SEL(S3);	store the output in LAM4(1)
	SEL(S5);	feedback this stored output to the input/initial state

- 20 -

```

SEL(TEM3);      tune to TEM3 (vertical lines)
SEL(S2);        start the CNN transient
SEL(S7);        store the output in LAM4(2)
SEL(S4);        store the vertical lines in LLM(1)
5  SEL(S5);      feedback the B/W image to the input/initial state
SEL(TEM4);      tune to TEM4 (diagonal lines)
SEL(S7);        store this output in LAM4(2)
SEL(S4);        after shifting the vertical lines to LLM(2)
                  store the diagonal edges in LLM(1)
SEL(LLU1);      load the AND function to the LLU 116
10 SEL(S6);      calculate the output image (in each cell)
END             program termination

```

15 Using a higher level language for describing the algorithm of Figure 9, a CNN universal machine compiler can be used to translate it into the CNN machine code described above.

 In the specific gray scale image of Figure 10a, 20 the result following the gray scale averaging of block 124 (Fig. 9) is shown in Figure 10b, the result of the edge detection of block 126 is shown in Figure 10c, the result of vertical edge detection of block 128 is shown in Figure 10d, the result of diagonal edge detection of 25 block 130 is shown in Figure 10e, and the ANDing of the results of blocks 128 and 130 by block 132 is shown in Figure 10f where there is only one pixel that is included in both a vertical and a diagonal edge.

Implementation

30 Figure 8 illustrates two features of the present invention. One the as discussed above the CNN of the present invention, as was true of the prior art, can have multiple layers with each layer simultaneously processing a different aspect of the identification 35 process (e.g. one looking for an upper right corner, another looking for a diagonal center line, and another looking for a lower left corner), or, since the present invention provides a programmable CNN, each layer could

- 21 -

represent a subsequently performed step of the overall algorithm. The second feature of the present invention is a unique wireless non-optical method for outputting information from the CNN analog array of the present invention via electromagnetic waves generated by
5 nonlinear oscillations and chaos which will be discussed further below in relation to Figure 6.

The basic logic analog cell processor 110 of the CNN network may be any analog two-port circuit with
10 an input (u), an output (y), and a state (x). In addition to the original cell, simple extensions (e.g., adding an output capacitor, using a simple thresholding unit, etc.) or more complex cells (e.g., Chua's circuit for chaos) may be applied, providing a variety of
15 nonlinear bifurcation phenomena for example, the chaos circuit could be inserted into block "f" of Figure 4a). It means, for example, that the chaos circuit is inserted to the block of "f" in Figure a.

One such circuit is the generalized Chua's
20 circuit of the present invention, shown in Figure 6, in which various VLSI circuits for realizing negative resistances, inductances and capacitors can be used to implement all active or dynamic circuit elements on a chip.

Figure 6 illustrates the generalized chaos
25 circuit of the present invention. This circuit includes two standard linear capacitors C1 and C2 connected between return and the opposite end of a standard linear resistor R, connected across one of the capacitors (C1 in
30 the schematic illustration) is a non-linear resistor N_R , and across the other capacitor (C2 in the schematic) is a series connection of a standard linear inductor L and a resistor R_0 . N_R is a non-linear resistor, like a diode with the characteristic shown to the right. Resistor R_0
35 is the new element that distinguishes the circuit from

- 22 -

earlier chaos circuits.

One of the properties of this circuit is that not only can it oscillate but it can also produce a new phenomena called chaos. Chaos is irregular oscillation or non-periodic oscillation that is pseudo random. The beauty of this circuit is that for different parameters it performs differently. For some parameters it just sits there. In it's simplest mode it will perform like a flip-flop. Then with other values it will oscillate periodically, but not necessarily in a sine wave, maybe in a triangular wave, nevertheless it will be periodic. Then with other parameter values (by tuning the resistor R) the oscillations become pseudo random, for all practical purposes random. The beauty of this is that now it is possible to have a CNN where every cell is an identical chaos generator. But that is just a special case since the circuit of Figure 6 achieved by changing the values of the components and thus changing the performance of the circuit to one of the other possible states. This gives the user the ability to solve partial differential equations, produce non-linear waves like in the ocean, autowaves which have many applications (e.g. image processing).

It also shows that using the CNN concept the same simple analog unit can do a lot of things. It is an important circuit in that such a simple circuit can do almost everything locally. This emphasizes the fact that this is an analog processing array and to do almost everything it can have this simple circuit.

Additionally, in part three below it is shown that these circuits are capable of solving not only simple PDEs (partial differential equations), like a diffusion equation in a finite spacial degree. With the addition of a simple capacitor at the output it will generate a signal array that approximates a wave equation. If N_R is

- 23 -

changed to function in the region of a negative diode slope there is again a new type of PDEs and there is the capability of almost producing the most complex PDEs.

At present N_r can be built with 6 transistors
5 and an operational amplifier, however it can be also be implemented as an integrated circuit. As to the silicon implementation of the inductor, several well known equivalent circuits can be used. One possibility is the use of a gyrator which can simply be implanted by using
10 two voltage controlled current sources (or transconductances, used extensively in the CNN and general neural network implementations). The templates can be implemented in several ways (e.g., by using transconductive amplifiers, or, in the simplest case just
15 a resistor grid). The templates can be implemented in several ways (e.g. by means of transconductance amplifiers, or, in the simplest case, by a resistor grid).

Figures 7a-7c illustrates the equivalent circuit of three different special cases of the chaos
20 generator of Figure 6.

Part 2

To increase the throughput of the CNN universal chip architecture, an input sensor is placed at each CNN cell unit (optical, chemical, electromagnetic, thermal,
25 etc., sensor arrays). A unique way of increasing the output throughput is by wireless non-optical EM Wave output detection. The key idea is to use oscillating or chaotic CNN detector templates. The presence of a feature is then detected by radiation using an
30 electromagnetic sensing unit (in the vicinity). In doing so, the very high speed of the CNN universal chip will not be slowed down by the row-wise output of the cell unit array.

If each cell in each layer has information to
35 be outputted it is impractical to have 10,000 output

- 24 -

wires. With the selection of the chaos circuit of Figure 6 as the basic circuit for each cell, high frequency oscillations can be generated when there is a match with those oscillations being detectable without any
5 additional wires for providing the output signals. With the proper selection of the cell circuit, the radiated signals can have a high frequency which can be detected with an antenna and frequency detector that is external to the IC chip on which the CNN machine is implemented.

10 So essentially every cell is capable of emitting high frequency radiation. This can be accomplished through the use of the chaos circuit of the present invention of Figure 6, or another circuit that functions similarly, and specific templates drive the
15 cell to oscillate when the desired feature is detected. For example if an edge is to be detected, the cells that detect the edge will oscillate, also if an edge located anywhere is the input pattern is to be detected all that has to be detected is the mere presence of an edge
20 anywhere then the mere presence of oscillation is all that has to be detected. The antenna can be implemented in several ways, one might be as an additional layer on the CNN multi-layer machine chip, or it could be external since the high frequency oscillation will occur on each
25 of the wires that exit the chip. Through the use of wireless detection techniques the output throughput of CNNs is drastically increased.

Part 3

30 The third key element of this invention is the use of an analog or digitally emulated CNN universal chip architecture in an array to form the CNN array supercomputer. It can be used for solving a very broad class of nonlinear partial differential equations (PDEs) at a fraction of the time or cost of an existing
35 supercomputer.

- 25 -

The physical implementation of the array is simple; the individual CNN universal chips are placed next to each other in a plane with connections between boundary cells only (possibly with high speed connections). As to the GAPU, it can be repeated in every chip or united in a single GAPU. Another possibility, due to the regular structure, is to stack the individual CNN universal chips upon each other. The two methods can also be combined depending on the actual size and number of layers needed for solving a given problem.

This CNN array supercomputer can be used for solving nonlinear partial differential equations (PDEs) in the following way. The spatial approximation can be defined on the same grid as the CNN array. Hence, there is one-to-one correspondence between the processor grid and the spatial grid of the PDE. The analog processor of the cell unit is made to be equivalent to the spatially discretized circuit model of the relevant PDE. For example, Figures 7a-7c show three different analog processor elements for certain diffusion-type, wave-type and wave-type-with-energetic PDEs, respectively. Note that the spatial approximation is not necessarily defined on the same grid as the CNN array.

25 Functionalities

As it was pointed out, the CNN universal machine is universal in a very broad sense. Thus, practically any conceivable analogic model can be described by an analogic algorithm solvable on the CNN universal machine. In addition, the architecture is optimal in a sense that by finding the minimal canonical analog circuit cell, the physical solution is optimized with respect to time and area.

Next, there here are some examples to motivate the use of the CNN universal machine. The architecture

- 26 -

was motivated by several biological and physical systems. The combination of analog array dynamics and logic reflects some aspects of cerebral hemispheric asymmetry in the human brain (on the cognitive level) as well as
5 some living neural constructions (e.g., strata of neurons of different sensory modalities packed upon each other combining locally corresponding neurons). A simple structure is shown in Figure 6. The fact of having about
10 30 different image maps of the single visual image preprocessed by the retina, in our brain, is another motivation. Many of these maps have already been converted into a sequence of CNN templates which can be represented by an analogic algorithm. Some examples include complicated retina models and LGN models with
15 conical feedback. The programmable character of the CNN universal machine makes possible the programmable bionic modules.

Many important types of canonical PDEs on a finite resolution grid can be represented by analogic
20 algorithms. Thus, problems like calculating stress distribution in key mechanical structures (e.g., airplanes) can efficiently be solved. The reaction diffusion equations of chemistry, the autowaves in photochemistry, spiral waves, solutions and other
25 complicated 2D or 3D patterns are just a few examples.

In our machine, several 2D layers are represented by a simple layer used in a time-multiplex mode. This is made possible by using local analog and logic memories. This allows the running of analogic
30 algorithms in a very efficient way and the processing of parallel algorithmic branches (in addition to the serial ones) without leaving the chip. Color representation is a good example to use this capability. The three color layers are represented by a single CNN layer using three
35 local memory output cells.

- 27 -

As one of the most complex type spatio-temporal behavior, spatio-temporal chaotic dynamics can be calculated. Several complicated turbulence phenomena become tractable in this way. The CNN machine can
5 implement stochastic cellular models as well.

The analogic algorithms represent a new world of analogic software. Indeed, some elementary "subroutines" of simple CNN templates are already emerging. Thus, the software base is already developing
10 for the implementation of the CNN universal machine.

Validation of the new machine

Elementary parts of this new architecture have already been fabricated and tested (CNN chips, simple hardware emulator, etc.) and complex examples were solved
15 by software simulations of the CNN universal machine.

To those skilled in the art to which the invention disclosed herein relates, many changes in construction and widely differing embodiments and applications of the invention will suggest themselves
20 without departing from the spirit and scope of the invention. The disclosures and the descriptions herein are purely illustrative and are not intended to be in any sense limiting. The actual scope of the invention described herein is only limit by the scope of the
25 appended claims.

TABLE 1

CNN:

5 Cellular analog programmable multidimensional processing
array with distributed logic and memory

10	Grid types	Processor types	Interaction types	Modes of operation
15	<ul style="list-style-type: none"> - square, hexagonal tridagonal - single and multiple grid-size (coarse and fine grid, etc) - equidistant and varying grid size (e.g. logarithmic like in the retina) 	<ul style="list-style-type: none"> - linear (or small signal operation in the piecewise-linear sigmoid characteristics) - sigmoid (including unity gain, high gain, and thresholding) - Gaussian (Inverse Gaussian) - first, second and high order (e.g. one, two or more capacitors) - with or without local analog memory - with or without local logic 	<ul style="list-style-type: none"> - linear (one or two variables) memoryless - nonlinear (one, two, or more variables) - memoryless - delay-type - dynamic (lumped) - symmetric and non-symmetric - fixed template or programmable template (continuously or in discrete values) - including noise sources 	<ul style="list-style-type: none"> - continuous-time, discrete-time (synchronous or asynchronous), time-varying - local mode and propagating mode - fully analog or combined with logic (dual computing CNN) - transient-, settling-, oscillating-, or chaotic mode - stochastic mode
20	<ul style="list-style-type: none"> - planar and circular - lattice (3D) 			
25				

WHAT IS CLAIMED IS:

1. A cellular neural network comprising:
a plurality of identical analog cells arranged
5 in a multi-dimensional lattice array of said plurality of
cells, the cells closest to any single cell in each of
the multiple dimensions being neighbor cells that form a
first layer of neighbor cells that are interconnected
with said any single cell in the same way depending on
10 their relative position as a neighbor cell to said any
single cell, all of the cells separated from any single
cell by one other cell in any of the multiple dimensions
form a second layer of neighbor cells that are
interconnected with said any single cell in the same way
15 depending on their relative position as a neighbor cell
to said any single cell, and the layers of neighbor cells
expanding concentrically from said second layer of
neighbor cells in the multiple dimensions around said any
single cell forming additional layers of neighbor cells
20 to the full extent of said lattice array that are
interconnected with said any single cell in the same way
depending on their relative position as a neighbor cell
to said any single cell;

global analogic programming means for
25 interfacing with each cell within said cellular neural
network conveying identical analog and logic values to
each cell;

each of said cells programmably interacting
non-linearly and continuously in time with [a] selected
30 layers of said neighbor cells and at least said first
layer of each of said cell's nearest neighbor cells with
independently selected programmable parameters for each
cell of said layers depending on the relative position of
each cell in said layer to said any single cell;
35 wherein each cell includes:

- 29 -

non-linear programmable feed-forward means coupled to each cell in the selected layers of said each cell's neighbor cells for influencing the state of each cell in said selected layers of neighbor cells;

5 non-linear programmable feedback means coupled to [the feed-forward means of] each cell in the selected layers of each cells neighbor cells for influencing the state of each cell in said selected layers of said neighbor cells;

10 non-linear programmable self feedback means for influencing the state of itself;

local analog memory means for storing analog values for use by said cell;

15 local logical memory means for storing logical values for use by said cell;

programmable local analog output means for interfacing with said local interfacing with said local analog memory means;

20 programmable local logic means for interfacing with said local logic memory means; and

local communications and control means for controlling internal and external functions and configurations of said cell in cooperation with said global analogic programming means;

25 each of said feed-forward means, feedback means, self feedback means, local analog output means and local logic means being programmable by said global analogic programming means.

30 2. A chaos circuit for selectively operating in several modes including an amplifier mode, an oscillator mode with a substantial constant frequency, and an oscillator mode with a pseudo random changing frequency, said circuit comprising:

a first resistor;

35 a first capacitor and a second capacitor each

SUBSTITUTE SHEET

- 30 -

having one end connected to a common point and the other end of each connected to opposite ends of said first resistor;

5 a negative resistor means connected between said common point and one end of said first resistor; and a series circuit means including: an inductor; and a second resistor connected in series with said inductor;

10 said series circuit means connected between said common point and said other end of said first resistor.

3. A cellular neural network as in claim 1 further comprises:

15 first programmable template means for providing feedback values to said feedback means and said self feedback means in response to said global analogic programming means to establish the level of feedback signals to each cell in the selected layers of cells; and

20 second programmable template means for providing feed-forward values to said feed-forward means in response to said global analogic programming means to establish the level of feed-forward signals to each cell in the selected layers of cells.

25 4. A cellular neural network as in claim 1 wherein said global analogic programming means includes:

analog program register means for storing analog program steps in the form of analog signal values that correspond to feedback and feed-forward signal

30 levels and bias current values needed to perform particular analog functions by each cell in the selected layers of cells in said cellular neural network;

logical program register means for storing logic function instructions needed to perform particular

35 logic functions by each cell in the selected layers of

- 31 -

cells in said cellular neural network;

switch configuration register means for storing timing instructions needed to perform particular functional configurations by each cell in said cellular
5 neural network; and

global analogic control unit means for storing instructions for programming said local analog output means of each cell of said cellular neural network and for selecting instructions from said analog program
10 register means, said logical program register means and said switch configuration register means in response to a global analogic program to perform a particular function.

5. A cellular neural network as in claim 4 further comprises:

15 first programmable template means for providing feedback values to said feedback means and said self feedback means in response to said analog program register means and said global analog control unit means to establish the level of feedback signals to each cell
20 in the selected layers of cells; and

second programmable template means for providing feed-forward values to said feed-forward means in response to said analog program register means and said global analog control unit means to establish the
25 level of feed-forward signals to each cell in the selected layers of cells.

6. A cellular neural network as in claim 3 wherein said first and second programmable template means each include a plurality of programmable variable gain
30 amplifiers, one each for establishing the necessary number of feedback and feed-forward signals for the selected number of layers of neighbor cells desired.

7. A cellular neural network as in claim 1 wherein said local analog memory means stores analog
35 values representative of the input, state and output

SUBSTITUTE SHEET

- 32 -

signal values of said cell.

8. A cellular neural network as in claim 1 wherein said global analogic program means selectively programs said cellular neural network in a time-multiplex
5 fashion.

9. A cellular neural network as in claim 8 wherein:

said local analog memory means retains the analog output signal results for various time periods as
10 said time-multiplexing progresses; and

said local analog output means combines said output signal results for various time periods in response to said global analog programming means.

10. A CNN supercomputer comprising:
15 a plurality of cellular neural networks connected in parallel, wherein each of said cellular neural networks includes:

a plurality of identical analog cells arranged in a multi-dimensional lattice array of
20 said plurality of cells, the cells closest to any single cell in each of the multiple dimensions being neighbor cells that form a first layer of neighbor cells that are interconnected with said any single cell in the same way depending on their relative
25 position as a neighbor cell to said any single cell, all of the cells separated from any single cell by one other cell in any of the multiple dimensions form a second layer of neighbor cells that are interconnected with said any single cell in the same
30 way depending on their relative position as a neighbor cell to said any single cell, and the layers of neighbor cells expanding concentrically from said second layer of neighbor cells in the multiple dimensions around said any single cell
35 forming additional layers of neighbor cells to the

SUBSTITUTE SHEET

- 33 -

full extent of said lattice array that are interconnected with said any single cell in the same way depending on their relative position as a neighbor cell to said any single cell;

5 global analogic programming means for interfacing with each cell within said cellular neural network conveying identical analog and logic values to each cell;

 each of said cells programmably
10 interacting non-linearly and continuously in time with selected layers of said neighbor cells and at least said first layer of each of said cell's nearest neighbor cells with independently selected programmable parameters for each cell of said layers
15 depending on the relative position of each cell in said layer to said any single cell;

 wherein each cell includes:

 non-linear programmable feed-
20 forward means coupled to each cell in the selected layers of said each cell's neighbor cells for influencing the state of each cell in said selected layers of neighbor cells;

 non-linear programmable feedback
25 means coupled to each cell in the selected layers of each cells neighbor cells for influencing the state of each cell in said selected layers of said neighbor cells;

 non-linear programmable self
30 feedback means for influencing the state of itself;

 local analog memory means for storing analog values for use by said cell;

35 local logical memory means for

SUBSTITUTE SHEET

- 34 -

storing logical values for use by said cell;

5 programmable local analog output means for interfacing with said local interfacing with said local analog memory means;

10 programmable local logic means for interfacing with said local logic memory means; and

10 local communications and control means for controlling internal and external functions and configurations of said cell in cooperation with said global analogic programming means;

15 each of said feed-forward means, feedback means, self feedback means, local analog output means and local logic means being programmable by said global analogic programming means.

SUBSTITUTE SHEET




Fig. 1 (Prior Art)




Fig. 2 (Prior Art)




Fig. 3a




Fig. 3b




Fig. 3c




Fig. 4a




Fig. 4b




Fig. 5




Fig. 6




Fig. 7a




Fig. 7b




Fig. 7c




Fig. 8




Fig. 9




Fig. 10a




Fig. 10b




Fig. 10c




Fig. 10d




Fig. 10e




Fig. 10f

INTERNATIONAL SEARCH REPORT

International application No.
PCT/US93/09003

A. CLASSIFICATION OF SUBJECT MATTER
 IPC(5) :G06F 15/18, 13/00, 7/16
 US CL :Please See Extra Sheet.
 According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED
 Minimum documentation searched (classification system followed by classification symbols)
 U.S. : 395/24, 22, 25

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched
 IEEE CD ROM Library

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)
 APS

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US,5,140,670[CHUA et al.] 18 August 1992, col. 25, line 1-4, col. 10, lines 55-61, claim 6, claim 5, col. 5, lines 20-26.	1, 3, 6, 10.
Y	US,4,947,482[BOOWN] 07 August 1990, abstract, col. 2, lines 41-57, col. 3, lines 35-57, col. 4, lines 7-26, col. 6, lines 63-68, col. 12, lines 8-35	4,-5,7-9
Y	US,4,962,342[MEAD et al] 09 October 1990, abstract.	1-10
Y	US,5,058,184[FUKUSHIMA] 15 October 1991, abstract.	1-10

Further documents are listed in the continuation of Box C. See patent family annex.

* Special categories of cited documents:	*T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
A document defining the general state of the art which is not considered to be part of particular relevance	*X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
E earlier document published on or after the international filing date	*Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
L document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	*G* document member of the same patent family
O document referring to an oral disclosure, use, exhibition or other means	
P document published prior to the international filing date but later than the priority date claimed	

Date of the actual completion of the international search 09 November 1993	Date of mailing of the international search report FEB 22 1994
Name and mailing address of the ISA/US Commissioner of Patents and Trademarks Box PCT Washington, D.C. 20231 Facsimile No. NOT APPLICABLE	Authorized officer <i>B. Fleming</i> Michael Fleming Telephone No. (703) 305-9708

INTERNATIONAL SEARCH REPORT

International application No.

PCT/US93/09003

A. CLASSIFICATION OF SUBJECT MATTER:
US CL :

395/24, 22, 25