



- (51) International Patent Classification:
G06K 9/00 (2006.01)
- (21) International Application Number:
PCT/US2012/034681
- (22) International Filing Date:
23 April 2012 (23.04.2012)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:
61/479,002 26 April 2011 (26.04.2011) US
- (71) Applicant (for all designated States except US): **KLA-TENCOR CORPORATION** [US/US]; One Technology Drive, Milpitas, CA 95035 (US).
- (72) Inventors; and
- (75) Inventors/Applicants (for US only): **HESS, Carl** [US/US]; 1345 Holly Avenue, Los Altos, CA 94024 (US). **MILLER, John, D.** [US/US]; 1925 Crestmont Drive, San Jose, CA 95124 (US). **RUI-FANG, Shi** [US/US]; 19842 Portal Plaza, Cupertino, CA 95014 (US). **GUAN, Chun** [CN/US]; 3421 Granada Avenue, #8, Santa Clara, CA 95051 (US).
- (74) Agent: **THIELEN, Shane, R.**; Suiter Swantz PC LLO, 14301 Fnb Parkway, Suite 220, Omaha, NE 68154 (US).
- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.
- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).
- Published:
— with international search report (Art. 21(3))

(54) Title: DATABASE-DRIVEN CELL-TO-CELL RETICLE INSPECTION




FIG. 2

(57) Abstract: A semiconductor inspection apparatus identifies regions of a reticle or semiconductor wafer appropriate for cell-to-cell inspection by analyzing a semiconductor design database. Appropriate regions can be identified in a region map for use by offline inspection tools.

PRIORITY

[0001] The present application claims the benefit under 35 U.S.C. § 119(e) of United States Provisional Application Serial Number 61/479,002, filed April 26, 2011, which is incorporated herein by reference.

FIELD OF THE INVENTION

[0002] The present invention is directed generally toward inspection in semiconductor processing, and more particularly to cell-to-cell inspection processes.

BACKGROUND OF THE INVENTION

[0003] Inspection and metrology technologies are conventionally used in semiconductor fabrication facilities for material monitoring, disposition, yield prediction, and yield management. Wafers are inspected at various stages of production using both in-line and off-line processes. Cell-to-cell inspection is a mode wherein locally repeating structures are compared to each other, and any noted difference is declared to be a defect. Cell-to-cell inspection is used in both wafer and reticle inspection. This modality has advantages in that the reference data is very closely spaced to the test region so that the inspection tool does not need to be particularly stable to successfully employ this approach.

[0004] Recent changes in lithographic approaches make cell-to-cell inspection more problematic. Model-based Optical-Proximity-Correction (OPC) for optical masks and Flare Correction for extreme ultraviolet (EUV) masks can lead to very subtle differences in the design of nearly repeating patterns. These changes may include, for example, a very small jog in a long straight line with no apparent purpose. Existing methods of determining whether a region is sufficiently repeating for the application of a cell-to-cell detector uses the images themselves. This means that a subtle design difference between cells can easily be declared to be a defect rather than an intentional design feature. It is this false defect mechanism that can limit the sensitivity and applicability of the cell-to-cell defect detectors.

[0005] Consequently, it would be advantageous if an apparatus existed that is suitable for identifying cells in a reticle appropriate for cell-to-cell inspection.

SUMMARY OF THE INVENTION

[0006] Accordingly, the present invention is directed to a novel method and apparatus for identifying cells in a reticle appropriate for cell-to-cell inspection.

[0007] One embodiment of the present invention is a method for determining which cells in a reticle are suitable for cell-to-cell inspection by analyzing a semiconductor design database directly. The method may include producing a region map indicating which cells are valid for cell-to-cell inspection.

[0008] Another embodiment of the present invention is a cell-to-cell inspection apparatus that performs an analysis of a semiconductor design database to determine valid cell-to-cell inspection candidates.

[0009] Another embodiment of the present invention is a cell-to-cell inspection apparatus that performs an analysis of a region map indicating valid cell-to-cell inspection candidates. The region map is produced based on an analysis of a semiconductor design database.

[0010] It is to be understood that both the foregoing general description and the following detailed description are exemplary and explanatory only and are not restrictive of the invention claimed. The accompanying drawings, which are incorporated in and constitute a part of the specification, illustrate an embodiment of the invention and together with the general description, serve to explain the principles.

BRIEF DESCRIPTION OF THE DRAWINGS

[0011] The numerous objects and advantages of the present invention may be better understood by those skilled in the art by reference to the accompanying figures in which:

FIG. 1 shows a block diagram of a reticle;

FIG. 2 shows a block diagram of a system suitable for performing cell-to-cell inspection of a reticle;

FIG. 3 shows a flowchart for a method for determining regions in a reticle appropriate for cell-to-cell inspection; and

FIG. 4 shows a flowchart of a method for using a region map to conduct cell-to-cell inspections of a reticle.

DETAILED DESCRIPTION OF THE INVENTION

[0012] Reference will now be made in detail to the subject matter disclosed, which is illustrated in the accompanying drawings. The scope of the invention is limited only by the claims; numerous alternatives, modifications and equivalents are encompassed. For the purpose of clarity, technical material that is known in the technical fields related to the embodiments has not been described in detail to avoid unnecessarily obscuring the description.

[0013] Referring to FIG. 1, a block diagram representation of a reticle 100 is shown. During lithographic fabrication, one or more reticles 100 are used to construct electronic components onto a semiconductor wafer through methods known in the art. The electronic components may be organized into groups called cells 102, 104, 106. Some cells may comprise identical components in identical orientations such that a properly aligned comparison of two such cells, for example a first cell 102 and a second cell 104, would reveal a defect in either the first cell 102 or the second cell 104.

[0014] However, a reticle 100 may also contain cells 102, 104, 106 that are very similar but not identical. A semiconductor fabrication process may require certain cells 102, 104, 106 in a reticle 100, for example a third cell 106, to be slightly different as compared to other cells, for example the first cell 102 and the second cell 104, even though all three cells 102, 104, 106 may contain substantially the same components in substantially the same orientation. Processes such as optical proximity correction may alter the design of certain cells to correct for potential irregularities in the fabrication process. A comparison of the first cell 102 and the third cell 106 may indicate a defect even if both cells 102, 106 were fabricated properly according to the intended design (false defects).

[0015] When using real inspection images in autocorrelation analysis to determine the similarity (repeatability) of cells, noise in the images may fundamentally limit the fidelity of the autocorrelation. The system must therefore define some threshold level for repeatability. The system may accept imperfectly repeating patterns thereby leading to false defects, or reject repeating patterns containing a defect, thereby leading to lower sensitivity because the cell-to-cell detector is disabled. These factors are currently the dominant source of false

defects in cell-to-cell inspections and limit the sensitivity of the inspection process. The present invention may be employed to remove the possibility of such false defects.

[0016] Referring to FIG. 2, an apparatus for producing a region map of a reticle 100, and for performing cell-to-cell inspections of a reticle 100 is shown. The apparatus may include a processor 204, memory 206 connected to the processor 204 and a semiconductor design database 208 connected to the processor 204. The processor 204 may analyze the semiconductor design database 208 to identify cells intended by design to have identical structure, which are therefore appropriate for cell-to-cell inspection. The processor 204 may then produce a region map indicating cells identified from the semiconductor design database 208 that are appropriate for cell-to-cell comparison. The processor 204 may also identify reference points from the semiconductor design database 208 and include those reference points in the region map so that the region map may be properly aligned with an actual fabricated reticle 100.

[0017] Using the semiconductor design database 208, the processor 204 may analyze the repeatability of semiconductor structures using processes such as autocorrelation analysis. Peaks in the autocorrelation may indicate repeating patterns of various fidelity and size. With a rendered semiconductor design database 208, there is no measurement noise at all. The fidelity of the rendering is limited by the accuracy of the calculations in the rendering, driven by precision of the numbers and potentially by the rendering pixel size. This allows the processor 204 to set a threshold for choosing whether to apply cell-to-cell inspection that is well below the inspection sensitivity. Furthermore, since the calculations are performed on the semiconductor design database 208, the presence of an actual defect may not taint the result. By this method, the processor 204 may produce a region map of appropriate cell-to-cell inspection regions of a reticle 100. The region map may be stored in a memory for use by an inspection device.

[0018] The apparatus of FIG. 2 may further include an imaging device 202 for imaging a reticle 100. The reticle 100 may be produced according to the semiconductor design database 208. The processor 204 may read a region map

stored in memory 206; the region map indicating regions of the reticle 100 suitable for cell-to-cell inspection. The processor 204 may then image the reticle 100 using the imaging device 202. The processor 204 may then orient the region map and the image of the reticle 100 based on corresponding reference points. The processor 204 may then perform cell-to-cell inspection on regions of the reticle 100 identified by the region map as appropriate for cell-to-cell inspection.

[0019] The processor 204 may further perform some appropriate inspection process on regions identified by the region map as inappropriate for cell-to-cell inspection because those regions would be likely to produce false defects.

[0020] The present invention incorporates both rendering and analyzing a semiconductor design database 208 to produce a region map, and applying the region map to a reticle 100 image. One skilled in the art may appreciate that the processes for producing the region map may be performed separate in time and space from the processes for applying the region map.

[0021] Therefore, in an alternative embodiment, the apparatus may include a processor 204, memory 206 connected to the processor 204 and an imaging device 202 connected to the processor 204. The processor 204 may read a region map stored in memory 206; the region map indicating regions of a reticle 100 suitable for cell-to-cell inspection. The processor 204 may then image the reticle 100 using the imaging device 202. The processor 204 may then orient the region map and the image of the reticle 100 based on corresponding reference points. The processor 204 may then perform cell-to-cell inspection on regions of the reticle 100 identified by the region map as appropriate for cell-to-cell inspection. The processor 204 does not need to be connected to a semiconductor design database 208 at the time of inspection.

[0022] One skilled in the art may appreciate that while the foregoing discussion focused on reticle 100 inspection, all of the same principles, processes and structures may be equally applicable to cell-to-cell inspection of semiconductor wafers.

[0023] Referring to FIG. 3, a flowchart for inspecting a reticle is shown. A processor may read 300 a semiconductor design database. The processor may then render 302 the semiconductor design database in high fidelity. In this embodiment

high fidelity refers the noise level of the resulting image as compared to images generally produced by inspection hardware at the time of inspection.

[0024] Alternatively, instead of examining the rendered semiconductor design database images in high fidelity, the processor may use a particular characteristic of repeating patterns. In a semiconductor design database there may be a “hierarchy” which indicates patterns that are exactly repeating in the semiconductor design database. The pattern may only be described in detail one time, and then there may be an indication of all the places where the pattern is located. Hierarchy is used as a means of compressing the semiconductor design database data. A process can analyze a semiconductor design database for the hierarchy that is employed to determine those regions that are truly repeating.

[0025] Where a processor renders the semiconductor design database, the processor may then perform 304 an autocorrelation analysis to determine regions of the semiconductor design database that are truly repeating and discard 306 cell-to-cell matching regions based on a threshold of the autocorrelation analysis. In some embodiments, such as when the processor is not currently conducting an inspection, the processor may output 308 a region map of valid cell-to-cell inspection regions. Alternatively, where the processor is currently performing an inspection, the processor may directly utilize the identified regions to perform cell-to-cell inspection without producing a region map, or producing the region map as a transitory data structure.

[0026] Referring to FIG. 4, a flowchart for utilizing a region map in an inspection process is shown. Where an inspection apparatus is not connected to a semiconductor design database, a processor in the inspection apparatus may read 400 a region map identifying regions in a reticle appropriate for cell-to-cell inspection. The processor may then orient 402 the region map to an image of a reticle based on reference points common to the region map and reticle. The processor may then enable cell-to-cell inspection of the regions of the reticle identified as appropriate for cell-to-cell inspection in the region map. For those regions not identified as appropriate for cell-to-cell inspection in the region map, or specifically identified as inappropriate for cell-to-cell inspection, the processor may perform 406 an alternative method of defect detection known in the art.

[0027] It is believed that the present invention and many of its attendant advantages will be understood by the foregoing description, and it will be apparent that various changes may be made in the form, construction, and arrangement of the components thereof without departing from the scope and spirit of the invention or without sacrificing all of its material advantages. The form herein before described being merely an explanatory embodiment thereof, it is the intention of the following claims to encompass and include such changes.

CLAIMS

What is claimed is:

Claim 1. A inspection apparatus comprising:

- a processor;
- memory connected to the processor;
- an imaging device connected to the processor, configured for cell-to-cell inspection of at least one of a reticle or a semiconductor wafer; and
- computer executable program code configured to execute on the processor, wherein the computer executable program code is configured to perform cell-to-cell inspection of regions of the reticle or semiconductor wafer identified as appropriate for cell-to-cell inspection based on a semiconductor design database.

Claim 2. The apparatus of Claim 1, wherein the computer executable program code is further configured to prohibit cell-to-cell inspection of regions of the reticle or semiconductor wafer identified as inappropriate for cell-to-cell inspection based on the semiconductor design database.

Claim 3. The apparatus of Claim 1, wherein the computer executable program code is further configured to perform an inspection process other than cell-to-cell inspection on regions of the reticle or semiconductor wafer identified as inappropriate for cell-to-cell inspection based on the semiconductor design database.

Claim 4. The apparatus of Claim 1, wherein the computer executable program code is further configured to analyze the semiconductor design database to identify regions of the reticle or semiconductor wafer appropriate for cell-to-cell inspection.

Claim 5. The apparatus of Claim 4, wherein analyzing the semiconductor design database comprises at least at least one of autocorrelation analysis or hierarchy analysis.

Claim 6. The apparatus of Claim 1, wherein:

- the memory is configured to store a region map of the reticle or semiconductor wafer;
- the region map is configured to identify regions of the reticle or

semiconductor wafer appropriate for cell-to-cell inspection;
the computer executable program code is further configured:
to read the region map; and
orient the region map to one or more references on the reticle or
semiconductor wafer.

Claim 7. The apparatus of Claim 6, wherein the computer executable program code is further configured to prohibit cell-to-cell inspection of regions of the reticle or semiconductor wafer identified in the region map as inappropriate for cell-to-cell inspection.

Claim 8. The apparatus of Claim 1, wherein the computer executable program code is further configured to perform an inspection process other than cell-to-cell inspection on regions of the reticle or semiconductor wafer identified in the region map as inappropriate for cell-to-cell inspection.

Claim 9. A computer apparatus comprising:

- a processor;
- memory connected to the processor, configured to store a region map of a reticle or semiconductor wafer; and
- computer executable program code,

wherein the computer executable program code is configured to:

- read a semiconductor design database; and
- produce a region map of valid cell-to-cell inspection regions.

Claim 10. The apparatus of Claim 9, wherein the computer executable program code is further configured to render the semiconductor design database.

Claim 11. The apparatus of Claim 10, wherein the computer executable program code is further configured to perform an autocorrelation analysis.

Claim 12. The apparatus of Claim 11, wherein the computer executable program code is further configured to discard cell-cell matching regions based on an autocorrelation threshold.

Claim 13. The apparatus of Claim 9, further comprising a semiconductor imaging device connected to the processor, configured for cell-to-cell inspection of the reticle or semiconductor wafer.

Claim 14. The apparatus of Claim 13, wherein the computer executable program code is further configured to orient the region map to one or more references on the reticle or semiconductor wafer.

Claim 15. The apparatus of Claim 14, wherein the computer executable program code is further configured to prohibit cell-to-cell inspection of regions of the reticle or semiconductor wafer identified in the region map as invalid for cell-to-cell inspection.

Claim 16. The apparatus of Claim 14, wherein the computer executable program code is further configured to perform an inspection process other than cell-to-cell inspection on regions of the reticle or semiconductor wafer identified in the region map as invalid for cell-to-cell inspection.

Claim 17. A method of inspection comprising:

- analyzing a semiconductor design database to identify regions appropriate for cell-to-cell inspection; and

produce a region map of regions appropriate for cell-to-cell inspection.

Claim 18. The method of Claim 17, wherein analyzing the semiconductor design database further comprises one of an autocorrelation analysis or a hierarchy analysis.

Claim 19. The method of Claim 17, further comprising:

orienting the region map to one of a reticle or a semiconductor wafer; and
enabling cell-to-cell inspection for regions identified in the region map as appropriate for cell-to-cell inspection.

Claim 20. The method of Claim 17, further comprising performing an inspection other than cell-to-cell inspection on regions identified in the region map as inappropriate for cell-to-cell inspection.




FIG. 1




FIG. 2




FIG. 3




FIG. 4

INTERNATIONAL SEARCH REPORT

International application No.

PCT/US 12/34681

A. CLASSIFICATION OF SUBJECT MATTER

IPC(8) - G06K 9/00 (2012.01)

USPC - 382/145

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC(8): G06K 9/00 (2012.01)

USPC: 382/145

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched
USPC: 382/141, 144, 145 | 428/5, 14, 16Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)
PubWEST(PGPB,USPT,EPAB,JPAB); Google Scholar; Database, cell-to-cell, inspection, wafer, reticle, autocorrelation, die, semiconductor design, image, processor, inappropriate, region

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X --- Y	US 2008/0081385 A1 (Marella et al.) 03 April 2008 (03.04.2008) entire document (especially para [0052]-[0053], [0057]-[0058], [0081], [0086], [0094]-[0096], [0101]-[0102], [0144])	17-20 ----- 1-16
Y	US 2008/0181484 A1 (Litichever et al.) 31 July 2008 (31.07.2008) entire document (especially para [0009], [0024]-[0029], [0032]-[0034])	1-16
Y	US 2008/0315090 A1 (Nakasuji et al.) 25 December 2008 (25.12.2008) (para [0298]-[0300], [0509], [0511])	1-16
Y	US 2010/0215247 A1 (Kitamura et al.) 26 August 2010 (26.08.2010) (para [0048]-[0053], [0151])	1-16
A	US 2009/0297019 A1 (Zafar et al.) 03 December 2009 (03.12.2009) entire document	1-20

☐ Further documents are listed in the continuation of Box C. ☐

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

21 June 2012 (21.06.2012)

Date of mailing of the international search report

13 JUL 2012

Name and mailing address of the ISA/US

Mail Stop PCT, Attn: ISA/US, Commissioner for Patents
P.O. Box 1450, Alexandria, Virginia 22313-1450

Facsimile No. 571-273-3201

Authorized officer:

Lee W. Young

PCT Helpdesk: 571-272-4300
PCT OSP: 571-272-7774