

(19) World Intellectual Property  
Organization  
International Bureau



(43) International Publication Date  
12 August 2004 (12.08.2004)

PCT

(10) International Publication Number  
**WO 2004/068589 A1**

(51) International Patent Classification<sup>7</sup>: **H01L 29/786**,  
21/336, 29/423

(74) Agent: **COLLOPY, Daniel, R.**; One AMD Place, Mail  
Stop 68, P.O.Box 3453, Sunnyvale, CA 94088-3453 (US).

(21) International Application Number:  
PCT/US2004/000963

(81) Designated States (*unless otherwise indicated, for every  
kind of national protection available*): AE, AG, AL, AM,  
AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN,  
CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI,  
GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE,  
KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD,  
MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG,  
PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM,  
TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM,  
ZW.

(22) International Filing Date: 15 January 2004 (15.01.2004)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:  
10/348,910 23 January 2003 (23.01.2003) US

(84) Designated States (*unless otherwise indicated, for every  
kind of regional protection available*): ARIPO (BW, GH,  
GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW),  
Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), Euro-  
pean (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR,  
GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK,  
TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW,  
ML, MR, NE, SN, TD, TG).

(71) Applicant (*for all designated States except US*): **AD-  
VANCED MICRO DEVICES, INC.** [US/US]; One  
AMD Place, Mail Stop 68, P.O. Box 3453, Sunnyvale, CA  
94088-3453 (US).

(72) Inventors; and


(75) Inventors/Applicants (*for US only*): **KRIVOKAPIC, Zo-  
ran** [US]; 2321 De Varona Place, Santa Clara, CA 95050  
(US). **AN, Judy, Xilin** [US]; 905 Raintree Court, San Jose,  
CA 95129 (US). **DAKSHINA-MURTHY, Srikanteswara**  
[US]; 10926 Jollyville Road, # 1423, Austin, TX 78759  
(US). **WANG, Haihong** [US]; 34170 Donahue Terrace,  
Fremont, CA 94555 (US). **YU, Bin** [US]; 1373 Poppy  
Way, Cupertino, CA 95014 (US).

Published:

- with international search report
- before the expiration of the time limit for amending the  
claims and to be republished in the event of receipt of  
amendments

*For two-letter codes and other abbreviations, refer to the "Guid-  
ance Notes on Codes and Abbreviations" appearing at the begin-  
ning of each regular issue of the PCT Gazette.*

(54) Title: NARROW FIN FINFET



(57) Abstract: A narrow channel FinFET is described herein with a channel width of less than 6 nm. The FinFET may include a fin (140) in which the channel area is trimmed using a NH<sub>4</sub>OH etch or a reactive ion etch (RIE).

WO 2004/068589 A1

## NARROW FIN FINFET

BACKGROUND OF THE INVENTIONField of the Invention

5 The present invention relates generally to semiconductor devices and methods of manufacturing semiconductor devices and, more particularly, to double-gate metal oxide semiconductor field-effect transistors (MOSFETs).

Description of Related Art

10 Transistors, such as MOSFETs, are the core building block of the vast majority of semiconductor devices. Some semiconductor devices, such as high performance processors, can include millions of transistors. For these devices, decreasing transistor size, and thus increasing transistor density, has traditionally been a high priority in the semiconductor manufacturing area.

15 Conventional MOSFETs have difficulty scaling below 50 nm fabrication processing. To develop sub-50 nm MOSFETs, double-gate MOSFETs have been proposed. In several respects, double-gate MOSFETs offer better characteristics than the conventional bulk silicon MOSFETs. These improvements arise because the double-gate MOSFET has a gate electrode on both sides of the channel, rather than only on one side as in conventional MOSFETs.

SUMMARY OF THE INVENTION

20 Implementations consistent with the present invention provide a double-gate MOSFET having a thin channel area and methods of manufacturing the same.

25 One aspect of the invention is directed to a MOSFET device that includes a source and a drain structure formed on an insulating layer. A fin structure is formed on the insulating layer between the source and the drain. The fin structure includes a thinned region formed from a channel area of the fin structure. A protective layer is formed over at least the thinned region of the fin structure. The protective layer has a wider width than a width of the thinned region. A dielectric layer is formed around at least a portion of the fin structure and a gate is formed around the dielectric layer and the fin structure.

30 Another aspect of the of the invention is directed to a method for forming a MOSFET device. The method includes forming a source, a drain, and a fin structure on an insulating layer. Portions of the fin structure act as a channel for the MOSFET. The method further includes forming a protective layer above the fin structure and trimming the fin structure to a width of about 3 nm to 6 nm without significantly trimming the protective layer. The method further includes growing a dielectric layer around the fin structure and depositing a polysilicon layer around the dielectric layer. The polysilicon layer acts as a gate area for the MOSFET.

BRIEF DESCRIPTION OF THE DRAWINGS

35 Reference is made to the attached drawings, wherein elements having the same reference number designation may represent like elements throughout.

Figs. 1 and 2 are cross-section views illustrating formation of a FinFET consistent with aspects of the invention;

Fig. 3 is a perspective view of the FinFET shown in Fig. 2;

Fig. 4 is a top view of the FinFET shown in Fig. 3;

Fig. 5 is a cross-section view taken along the line A-A' in Fig. 4;

Fig. 6 is a top view of the FinFET shown in Fig. 3;

Fig. 7 is a cross-section view taken along the line A-A' in Fig. 4;

Fig. 8 is a top view of the FinFET shown in Fig. 7;

Figs. 9 and 10 are cross-section views of the FinFET;

Fig. 11 is a top view of a complete FinFET;

Figs. 12-15 are cross-section views of a FinFET consistent with a second embodiment of the invention; and

Figs. 16-18 are cross-section views of a double-gate FinFET built around an SiGe layer.

### BEST MODE FOR CARRYING OUT THE INVENTION

The following detailed description of the invention refers to the accompanying drawings. The same reference numbers may be used in different drawings to identify the same or similar elements. Also, the following detailed description does not limit the invention. Instead, the scope of the invention is defined by the appended claims and equivalents.

A FinFET, as the term is used herein, refers to a type of MOSFET in which a conducting channel is formed in a vertical Si "fin." FinFETs are generally known in the art.

Fig. 1 is a cross-section illustrating doping of a starting structure for a FinFET 100. FinFET 100 may include a silicon-on-insulation (SOI) structure that includes buried oxide (BOX) layer 120 formed on a silicon and/or germanium substrate 110, with a silicon layer 130 over BOX layer 120. Alternatively, layer 130 may comprise germanium or silicon-germanium. In an exemplary implementation, BOX layer 120 may have a thickness ranging from about 200 nm to about 400 nm and silicon layer 130 may have a thickness ranging from about 30 nm to about 100 nm. A protective layer, such as an oxide layer (e.g., SiO<sub>2</sub>) and/or a nitride layer (e.g., Si<sub>3</sub>N<sub>4</sub>) may next be deposited to act as a protective cap during subsequent etching.

The silicon layer 130 and protective layers may then be etched to form a silicon fin 140 with protective layers 150 and 160 over top of fin 140 (see Fig. 2). Protective layer 150 may be an oxide layer and protective layer 160 may be a nitride layer. Layer 150 may have a thickness of, for example, approximately 15 nm and layer 160 may have a thickness ranging from about 50 – 75 nm.

Source/drain regions may then be formed adjacent the ends of fin 140. In one implementation, silicon layer 130 may be patterned and etched to form source and drain regions simultaneously with fin 140. In other implementations, another layer of silicon may be deposited and etched in a conventional manner to form source and drain regions. Fig. 3 is a perspective view of FinFET 100 with source and drain regions 310 and 320 formed adjacent the ends of fin 140.

Fig. 4 is a schematic top-level view of FinFET 100 with source region 310, drain region 320, and fin 140. The cross-sectional views in Figs 1 and 2 are taken along the line A-A' in Fig. 4.

A TEOS (tetraethylorthosilicate) layer 501 may next be deposited over FinFET 100. Fig. 5 is a cross-sectional-view of FinFET 100, taken along the line A-A' in Fig. 4, illustrating TEOS layer 501. The TEOS layer 501 may be annealed and planarized to produce a relatively flat surface across the top of FinFET 100.

5 A damascene gate mask may be defined and patterned in TEOS 501. In particular, a trench may be formed in TEOS 501. The gate area may then be opened in TEOS 501 via etching. Fig. 6 is a diagram illustrating a top-level view of FinFET 100 in which area 602 in TEOS 501 is illustrated as the opened portion. More particularly the mask may be used to allow the TEOS in area 602 to be etched while maintaining the remaining TEOS 501. In one implementation, patterning the gate area to obtain small gate lengths may be performed by depositing a polysilicon layer to a depth of about 50 to 70 nm on the TEOS in area 602. This  
10 polysilicon layer may be patterned, leaving very thin polysilicon lines. A layer of oxide may then be deposited to about 120 to 150 nm and then polished back to the top of the polysilicon. Next, the polysilicon is etched away. The TEOS in area 602 is then etched, using the remaining oxide layer as a mask for the TEOS etch.

Fin 140 may next be thinned. In one embodiment, fin 140 may be thinned by exposing FinFET 100 to  $\text{NH}_4\text{OH}$  until fin 140 is reduced from a width of 10 nm to 15 nm to a width of approximately 3 nm to 6 nm.  
15 This thinning process may be performed at a relatively slow and controlled pace such that the fin is trimmed at a rate of approximately 2 Å/min. A fin that is thinned in this manner is illustrated in Fig. 7, which is a cross-sectional view taken along the line A-A' in Fig. 4. Fig. 8 is a corresponding top-view of Fig. 7. As shown in Figs. 7 and 8, FinFET 100, after thinning of fin 140, includes a cavity, formed beneath oxide layer 150 and nitride layer 160.

20 A gate dielectric layer 901 may be grown on the side surfaces of fin 140 as illustrated in Fig. 9. Gate dielectric layer 901 may be as thin as 0.6 to 1.2 nm. Alternatively, a high-k layer with an equivalent oxide thickness (EOT) of 0.6 to 1.2 nm may be formed on the side surfaces of fin 140.

Referring to Fig. 10, a layer of polysilicon may next be deposited on FinFET 100 in a conventional manner. The layer of polysilicon may be doped using gate doping masks. NMOS devices may be doped with  
25 phosphorous and PMOS devices may be doped with boron. The polysilicon may be planarized to the level of nitride layer 160, forming two separate polysilicon areas 1001A and 1001B. The polysilicon areas 1001A and 1001B may be patterned and etched to form the gates of FinFET 100. Polysilicon areas 1001A and 1001B may thus form two electrically independent gates. In other implementations, polysilicon areas 1001A and 1001B may not be polished to the level of  $\text{Si}_3\text{N}_4$  layer 160. Instead, a single polysilicon layer may cover  $\text{Si}_3\text{N}_4$   
30 layer 160. In this situation, the polysilicon layer forms a single addressable gate for FinFET 100.

A mask may next be applied to the gate area 602. Using the mask to protect the gate area 602, the TEOS layer 501 and protective  $\text{SiO}_2$  and  $\text{Si}_3\text{N}_4$  layers 150 and 160 deposited over the source/drain region 310 and 320, may then be etched using an isotropic wet etch to remove the TEOS layer 501.

35 After the surface of the source/drain regions 310 and 320 are exposed, ion implantation may be performed on FinFET 100. To dope the source 310 and drain 320. More specifically, for an NMOS FinFET, phosphorous may be implanted at a dosage of  $10^{15}$  atoms/ $\text{cm}^2$  at 5-10 keV. For a PMOS FinFET, boron may be implanted at a dosage of  $10^{15}$  atoms/ $\text{cm}^2$  at 2-5 keV.

After ion implantation, salicidation (i.e., a self-aligned silicide process) may be performed on FinFET 100. In this act, a metal, such as tungsten, cobalt, titanium, tantalum molybdenum, nickel, erbium, or platinum

may be deposited over the polysilicon (gate) area 1001A and 1001B and source and drain regions 310 and 320. A thermal annealing may then be performed to create a metal-silicide compound. Fig. 11 illustrates a top-view of FinFET 100 after the annealing. Referring to Fig. 11, the cross-hatching represents the metal-silicide compound over source/drain regions 310 and 320 and the two gate regions. The gate regions may include gate pads 1101 and 1102 formed at the end of polysilicon areas 1001A and 1001B. The resulting FinFET 100 includes a thin fin channel area 140, as indicated by the dotted lines in Fig. 11. The protective layers 150 and 160, however, are wider than fin 140, as illustrated in Fig. 10. Advantageously, the resulting thin channel MOSFETs provides improved short channel control.

Referring back to Fig. 5, in an alternate embodiment, instead of thinning fin 140 by exposing it to  $\text{NH}_4\text{OH}$ , fin 140 may be trimmed through a reactive ion etching (RIE) process. In general, and as is known in the art, RIE is a variation of plasma etching in which during the etching, the semiconductor wafer is placed on an RF powered electrode. In this embodiment, the fin 140 may initially be thinned by RIE to reduce the width of fin 140 to a width of approximately 3 nm to 6 nm.

Protective layers 150 and 160 may next be removed through an etch process to expose the fin, labeled as fin 1240 in Fig. 12.

To remove etch damage caused by the etching of layers 150 and 160, a sacrificial oxidation layer 1301 may next be formed on the exposed surfaces of fin 1240, as illustrated in Fig. 13. Sacrificial oxide layer may be grown or formed to a thickness of about 0.6 nm to 1.2 nm and may also function as a gate dielectric layer. Alternatively, an additional oxide layer or high-k layer with an equivalent oxide thickness (EOT) of 0.6 to 1.2 nm may be formed on the side surfaces of fin 140, labeled as layers 1401.

Referring to Fig. 15, a layer of polysilicon may next be deposited on FinFET 1200 in a conventional manner. The polysilicon may be planarized to the level of oxide layer 1301, forming two separate polysilicon areas 1201A and 1201B. The polysilicon areas 1201A and 1201B may form the gates of FinFET 1200. Polysilicon areas 1201A and 1201B may thus form two electrically independent gates. In other implementations, polysilicon areas 1201A and 1201B may not be polished to the level of oxide layer 1301. Instead, a single polysilicon layer may cover oxide layer 1301. In this situation, the polysilicon layer forms a single addressable gate for FinFET 1200.

A mask may next be applied to the gate area of FinFET 1200. With the mask to protect the gate area, TEOS layer 501 and the additional protective layers deposited over the source/drain region 310 and 320 may then be etched away from the rest of the FinFET 1200.

After the surface of the source/drain regions 310 and 320 are exposed, ion implantation may be performed on FinFET 1200. This effectively dopes the source 310 and drain 320. More specifically, for an NMOS FinFET, phosphorous may be implanted at a dosage of  $10^{15}$  atoms/ $\text{cm}^2$  at 5-10 keV. For a PMOS FinFET, boron may be implanted at a dosage of  $10^{15}$  atoms/ $\text{cm}^2$  at 2-5 keV.

After ion implantation, salicidation (i.e., a self-aligned silicide process) may be performed on FinFET 1200. In this act, a metal, such as tungsten, cobalt, titanium, tantalum or molybdenum, may be deposited over the polysilicon (gate) area 1201A and 1201B and source and drain regions 310 and 320. A thermal annealing may then be performed to create a metal-silicide compound. At this point, a top-view of FinFET 1200 is similar to the FinFET 200 shown in Fig. 11.

## OTHER IMPLEMENTATIONS

In some situations it may be desirable to form strained silicon FinFETs. Figs. 16-18 are cross-sectional views of a FinFET 1600 taken along the line A-A' in Fig. 4.

Referring to Fig. 16, a SiGe layer 1610 may be formed on a buried-oxide layer 1601. A nitride layer 1620 may be formed above the SiGe layer 1610. The arrangement of SiGe layer 1610 and nitride layer 1620 may be formed, for example, in a manner similar to the thin fin shown in Fig. 7. Thus, SiGe layer 1610 and nitride layer 1620 may be initially etched to have the same width and SiGe layer 1610 may then be laterally etched to form a thin SiGe layer 1610. SiGe layer 1610 may be about 5 nm to 15 nm wide.

Referring to Fig. 17, Si layers 1611 may next be epitaxially grown around the SiGe layer to a width of about 5 nm to 10 nm. The growth of Si layers 1611 may be followed by the formation of gate dielectric layers 1612. Gate dielectric layers 1612 may be as thin as 0.6 to 1.2 nm.

Referring to Fig. 18, a polysilicon layer 1801 may next be deposited on FinFET 1600 in a conventional manner. The polysilicon layer may then be patterned and etched to form gates of FinFET 1600. Polysilicon layer 1801 may also be planarized down to the level of nitride layer 1620. At this point, FinFET 1600 may be completed in the manner described above.

Some MOSFETs have both PMOS and NMOS FinFETs placed on a single buried oxide layer. When performing salicidation in this implementation (e.g., salicidation as described above), selective salicidation may be achieved by electroless plating of an appropriate metal. In addition, two or more different silicides may be used. One silicide (e.g., Co, Ni, rare earth metals Er, Eu, Ga, Sm) may be used for the NMOS FinFETs and another silicide (e.g., Pt) may be used for PMOS FinFETs. In this situation, the PMOS FinFETs may first be covered by a photoresist and then the NMOS metal may be deposited. The photoresist over the PMOS FinFETs may then be removed and another photoresist layer may be applied over the NMOS FinFETs. At this point, the PMOS metal may be applied. A thermal annealing may then be performed to create the metal-silicide compound.

## CONCLUSION

FinFETs having a narrow fin, and methods of making the narrow fin FinFETs, were described herein. The narrow fin provides a number of advantages to the FinFET, including better short channel control.

In the previous descriptions, numerous specific details are set forth, such as specific materials, structures, chemicals, processes, etc., in order to provide a thorough understanding of the present invention. However, the present invention can be practiced without resorting to the specific details set forth herein. In other instances, well known processing structures have not been described in detail, in order not to unnecessarily obscure the thrust of the present invention.

The dielectric and conductive layers used in manufacturing a semiconductor device in accordance with the present invention can be deposited by conventional deposition techniques. For example, metallization techniques, such as various types of chemical vapor deposition (CVD) processes, including low pressure chemical vapor deposition (LPCVD) and enhanced chemical vapor deposition (ECVD) can be employed.

The present invention is applicable in the manufacturing of semiconductor devices and particularly in semiconductor devices with design features of 100 nm and below, resulting in increased transistor and circuit speeds and improved reliability. The present invention is applicable to the formation of any of various types of

semiconductor devices, and hence, details have not been set forth in order to avoid obscuring the thrust of the present invention. In practicing the present invention, conventional photolithographic and etching techniques are employed and, hence, the details of such techniques have not been set forth herein in detail.

5 Only the preferred embodiments of the invention and a few examples of its versatility are shown and described in the present disclosure. It is to be understood that the invention is capable of use in various other combinations and environments and is capable of modifications within the scope of the inventive concept as expressed herein.

WHAT IS CLAIMED IS:

1. A MOSFET device including a source [310] and a drain [320] formed on an insulating layer [120]; and including a fin structure [140] formed on the insulating layer between the source [310] and the drain [320], the MOSFET characterized by:

a thinned region formed in a channel area of the fin structure;

5 a protective layer [150, 160] formed over at least the thinned region of the fin structure, the protective layer having a wider width than a width of the thinned region;

a dielectric layer [901] formed around at least a channel portion of the fin structure; and

a gate [1101, 1102] formed on the insulating layer around the dielectric layer and the fin structure.

10 2. The device of claim 1, wherein the thinned region has a width of about 3 to 6 nm.

3. The device of claim 1, wherein the protective layer includes:

an oxide layer [150], and

15 a nitride layer [160] formed over the oxide layer.

4. The device of claim 3, wherein the oxide layer [150] is deposited to a depth of about 15 nm and the nitride layer [160] is deposited to a depth of about 50 nm to 75 nm.

5. The device of claim 1, wherein the dielectric layer [901] is about 0.6 nm to 1.2 nm thick.

20 6. The device of claim 1, wherein the gate comprises polysilicon.

7. The device of claim 1, wherein the MOSFET device is a FinFET.

8. A method for forming a MOSFET device comprising:

25 forming a source [310], a drain [320], and a fin structure [140] on an insulating layer [120], portions of the fin structure acting as a channel for the MOSFET;

forming a protective layer [150, 160] above the fin structure;

trimming the fin structure to a width of about 3 nm to 6 nm without significantly trimming the protective layer;

30 forming a dielectric layer around the fin structure; and

depositing a polysilicon layer around the dielectric layer, the polysilicon layer acting as a gate area for the MOSFET.

9. The method of claim 8, wherein forming the protective layer includes:

35 depositing an oxide layer to a depth of about 15 nm, and

depositing a nitride layer to a depth of about 50 nm to 75 nm.






Fig. 1

100




Fig. 2




Fig. 3





Fig. 4



**Fig. 5**






Fig. 6



100




Fig. 9

100




Fig. 10






Fig. 11

Fig. 12





Fig. 13



1200




Fig. 14

1200




Fig. 15

Fig. 16




Fig. 17





Fig. 18



# INTERNATIONAL SEARCH REPORT

International Application No

US 20/04000963

## A. CLASSIFICATION OF SUBJECT MATTER

IPC 7 H01L29/786 H01L21/336 H01L29/423

According to International Patent Classification (IPC) or to both national classification and IPC

## B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, INSPEC, WPI Data, PAJ

## C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 2002/140039 A1 (BALLANTINE ARNE W ET AL) 3 October 2002 (2002-10-03) page 1, paragraph 10 -page 2, paragraph 23; figures	1-9
X	US 2002/130354 A1 (ISHII KENICHI ET AL) 19 September 2002 (2002-09-19) page 1, paragraph 9 -page 2, paragraph 20 page 3, paragraph 55 -page 5, paragraph 71; claims; figures	1-9
X	EP 1 202 335 A (IBM) 2 May 2002 (2002-05-02) column 1, line 19 - line 39 column 5, line 46 -column 8, line 58; claims; figures	1-9

☒ Further documents are listed in the continuation of box C.

☒ Patent family members are listed in annex.

\* Special categories of cited documents :

\*A\* document defining the general state of the art which is not considered to be of particular relevance

\*E\* earlier document but published on or after the international filing date

\*L\* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

\*O\* document referring to an oral disclosure, use, exhibition or other means

\*P\* document published prior to the international filing date but later than the priority date claimed

\*T\* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

\*X\* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

\*Y\* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

\*Z\* document member of the same patent family

Date of the actual completion of the international search

21 June 2004

Date of mailing of the international search report

01/07/2004

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2  
NL - 2280 HV Rijswijk  
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,  
Fax: (+31-70) 340-3016

Authorized officer:

Hoffmann, N

## INTERNATIONAL SEARCH REPORT

International Application No

PCT/US 20/0400096

## C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 6 475 869 B1 (YU BIN) 5 November 2002 (2002-11-05) the whole document ---	1-9
X	US 6 458 662 B1 (YU BIN) 1 October 2002 (2002-10-01) the whole document ---	1-9
X	CHOI Y-K ET AL: "SUB-20NM CMOS FINFET TECHNOLOGIES" INTERNATIONAL ELECTRON DEVICES MEETING 2001. IEDM. TECHNICAL DIGEST. WASHINGTON, DC, DEC. 2 - 5, 2001, NEW YORK, NY: IEEE, US, 2 December 2001 (2001-12-02), pages 421-424, XP001075562 ISBN: 0-7803-7050-3 the whole document ---	1-7
A	US 6 300 182 B1 (YU BIN) 9 October 2001 (2001-10-09) the whole document ---	1-9
A	US 5 757 038 A (WIND SAMUEL JONAS ET AL) 26 May 1998 (1998-05-26) the whole document -----	1-9

# INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/US 20/04000963

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
US 2002140039	A1	03-10-2002	US 6472258 B1	29-10-2002
US 2002130354	A1	19-09-2002	JP 3488916 B2	19-01-2004
			JP 2002270851 A	20-09-2002
			JP 2002270850 A	20-09-2002
			FR 2822293 A1	20-09-2002
			FR 2825834 A1	13-12-2002
			US 2003122186 A1	03-07-2003
EP 1202335	A	02-05-2002	CN 1349249 A	15-05-2002
			EP 1202335 A2	02-05-2002
			JP 2002198538 A	12-07-2002
			SG 97204 A1	18-07-2003
			TW 526564 B	01-04-2003
US 6475869	B1	05-11-2002	NONE	
US 6458662	B1	01-10-2002	NONE	
US 6300182	B1	09-10-2001	NONE	
US 5757038	A	26-05-1998	US 5739057 A	14-04-1998