



- (51) **International Patent Classification:**
G06F 11/26 (2006.01)
- (21) **International Application Number:**
PCT/US2016/067501
- (22) **International Filing Date:**
19 December 2016 (19.12.2016)
- (25) **Filing Language:** English
- (26) **Publication Language:** English
- (30) **Priority Data:**
14/975,193 18 December 2015 (18.12.2015) US
- (71) **Applicant:** TEXAS INSTRUMENTS INCORPORATED [US/US]; P.o.box 655474, Mail Station 3999, Dallas, TX 75265-5474 (US).
- (71) **Applicant (for JP only):** TEXAS INSTRUMENTS JAPAN LIMITED [JP/JP]; 24-1, Nishi-shinjuku 6-chome, Shinjuku-ku, 160-8366 (JP).
- (72) **Inventors:** BONGALE, Pankaj; Plot 41, Vinayak Nagar, Hindalga Road, Belgaum 591108 (IN). GHOSH, Partha; C/o Tapan Kanti Ghoshi, Vill:-joygoria, P.o.-gopalnagar, Via-bishnupur, Dist-bankura State, West Bengal 722122 (IN). PAREKHJI, Rubin, Ajit; Flat 131, Sobha Sunflower, No. 173 Vibhthipura, Basavanagar Main Road, Bangalore 560037 (IN).
- (74) **Agents:** DAVIS, Michael, A. et al.; Texas Instruments Incorporated, P.O. Box 655474, Mail Station 3999, Dallas, TX 75265-5474 (US).
- (81) **Designated States** (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.
- (84) **Designated States** (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

[Continued on next page]


(54) **Title:** SYSTEMS AND METHODS FOR OPTIMAL TRIM CALIBRATIONS IN INTEGRATED CIRCUITS

FIG. 1

(57) **Abstract:** In described examples, a test circuit (100) includes a circuit to be calibrated (102), an error generation circuit (110) and a simplex circuit (112) coupled to one another. The circuit to be calibrated (102) is configured to implement a first plurality of trim codes (122-126) as calibration parameters for a corresponding plurality of components of the circuit to be calibrated and generate an actual output (106). The error generation circuit (110) is configured to generate an error signal based on a difference between the actual output (106) and an expected output (108) of the circuit to be calibrated (102). The simplex circuit (112) is configured to receive the error signal from the error generation circuit (110), generate a second plurality of trim codes (122-126) using a simplex algorithm based on the error signal, and transmit the second plurality of trim codes (122-126) to the circuit to be calibrated (102).

**Declarations under Rule 4.17:**

- *as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii))*
- *as to the applicant's entitlement to claim the priority of the earlier application (Rule 4.17(iii))*

Published:

- *with international search report (Art. 21(3))*

SYSTEMS AND METHODS FOR OPTIMAL TRIM CALIBRATIONS IN INTEGRATED CIRCUITS

BACKGROUND

[0001] Many circuits (e.g., analog, radio frequency (RF) and/or mixed signal circuits) require fine tuning of various components (e.g., resistors, capacitors, delay lines and/or transistor biasing) to meet specifications. The process of fine tuning these components may be termed trimming. While the circuit is being trimmed, different trim codes are read into the circuit and applied to their corresponding components. These trim codes are specific calibration parameters for their corresponding components. Each possible trim code for each component is then applied to their respective components until the circuit meets its specifications. Many times, this calibration process involves tuning of multiple inter-dependent trim codes to generate the desired output. This may require the designer/test engineer to perform a complicated sequence of optimizations that include repeatedly tuning different trim codes one at a time. Also, because the optimization of a second component may alter the optimization of the first component, an overall optimal trim code combination may be difficult to achieve.

SUMMARY

[0002] In described examples of systems and methods for calibrating a circuit, a test circuit includes a circuit to be calibrated, an error generation circuit, and a simplex circuit coupled to one another. The circuit to be calibrated is configured to implement a first plurality of trim codes as calibration parameters for a corresponding plurality of components of the circuit and generate an actual output. The error generation circuit is configured to generate an error signal based on a difference between the actual output and an expected output of the circuit. The simplex circuit is configured to receive the error signal from the error generation circuit, generate a second plurality of trim codes using a simplex algorithm based on the error signal, and transmit the second plurality of trim codes to the circuit to be calibrated.

[0003] In described examples of a method for calibrating a circuit, the method may comprise generating a plurality of error signals based on differences between a plurality of expected outputs from a circuit to be calibrated and a plurality of actual outputs from the circuit to be calibrated

implementing a first plurality of trim codes. The method may also comprise generating a simplex structure comprising a plurality of vertices corresponding to the first plurality of trim codes. The method may also comprise calculating a centroid of the simplex structure. The method may also comprise transforming a vertex of the plurality of vertices to generate a second plurality of trim codes. The method may also comprise transmitting the second plurality of trim codes to the circuit to be calibrated for implementation.

[0004] In further examples, a simplex circuit may comprise ordering logic, centroid calculation logic, and transformation logic. The ordering logic may be configured to receive a plurality of error signals and generate a simplex structure comprising a plurality of vertices. Each of the error signals is generated based on differences between a plurality of expected outputs from a circuit to be calibrated and a plurality of actual outputs from the circuit to be calibrated implementing a first plurality of trim codes. Each of the plurality of vertices corresponds with one of the first plurality of trim codes. The centroid calculation logic is configured to identify a centroid of the simplex structure. The transformation logic is configured to reflect, expand, contract, or reduce a vertex of the plurality of vertices to generate a second plurality of trim codes. The transformation logic is also configured to transmit the second plurality of trim codes to the circuit to be calibrated for implementation.

BRIEF DESCRIPTION OF THE DRAWINGS

[0005] FIG. 1 shows a block diagram of a test circuit in accordance with various embodiments.

[0006] FIG. 2 shows a block diagram of a simplex circuit in accordance with various embodiments.

[0007] FIG. 3 shows an example simplex structure in accordance with various embodiments.

[0008] FIG. 4 shows a flow diagram of a method for calibrating a circuit in accordance with various embodiments.

[0009] FIG. 5 shows a flow diagram of a method for transforming a vertex in accordance with various embodiments.

DETAILED DESCRIPTION OF EXAMPLE EMBODIMENTS

[0010] In this description, if a first device couples to a second device, that connection may be through a direct connection, or through an indirect connection via other devices and connections. The recitation “based on” is intended to mean “based at least in part on.” Therefore, if *X* is based on *Y*, *X* may be based on *Y* and any number of other factors.

[0011] Many circuits require trimming for optimization and/or to meet specifications. Thus, these circuits require calibration of various components. A component in a circuit is any sub-part of the circuit whose parametric value can be changed for tuning / controlling the circuit's operation. Examples are resistors, capacitors, delay lines and transistors (transistor biasing). While the circuit is being trimmed, different trim codes are read into the circuit and applied to their corresponding components. These trim codes are specific calibration parameters for their corresponding components. In a conventional system, each possible trim code for each component is then applied to their respective components until the circuit meets its specifications. Many times in the conventional system, this calibration process involves tuning of multiple inter-dependent trim codes to generate the desired output corresponding to the specification being required to be met by the circuit. This may require the designer/test engineer to perform a complicated sequence of optimizations that include repeatedly tuning different trim codes one at a time. In fact, because the optimization of one component may have an effect on another component, even after a first component is optimized, it may need to be re-optimized after a second component is optimized. Also, because the optimization of a second component may alter the optimization of the first component, an overall optimal trim code combination may be difficult to achieve. Thus, it is desirable to create a fast technique for multi-dimensional trim code optimization that calibrates multiple trim codes simultaneously.

[0012] FIG. 1 shows a block diagram of a test circuit 100 in accordance with various embodiments. The test circuit 100 may include circuit to be calibrated 102, analog-to-digital converter (ADC) 104, error generation logic 110, and simplex circuit 112. Circuit to be calibrated 102 may include any type of circuit that is configured to implement multiple trim codes as calibration parameters for corresponding components, such as resistors and capacitors. Accordingly, the circuit to be calibrated 102 may be configured such that some of the components included in the circuit are capable of being calibrated. For example, the resistance of a resistor and/or the capacitance of a capacitor in the circuit to be calibrated 102 may be configurable. In some embodiments, in order to optimize the performance of circuit to be calibrated 102 and/or to meet specifications set for the circuit to be calibrated 102, these parameters may be fine-tuned (i.e., the values of the parameters for the corresponding components may be changed to optimize and/or meet performance specifications).

[0013] Simplex circuit 112 may be a hardware circuit that is configured to generate multiple trim codes simultaneously, such as trim codes 122-126 that may make up trim code family 120. The ellipsis between the trim codes 124 and 126 indicates that the trim code family 120 may include any suitable number of trim codes, although, for clarity, only two are shown. Each trim code 122-126 may include a calibration parameter for a specific component within circuit to be calibrated 102. Thus, trim code 122 may be representative of a calibration parameter (e.g., a resistance or capacitance) for a specific component (e.g., a resistor or capacitor) in the circuit to be calibrated 102. Similarly, trim code 124 may be representative of a calibration parameter for a different specific component than the trim code 122 in circuit to be calibrated 102. For example, trim code 122 may be representative of a resistance of a resistor in the circuit to be calibrated 102 while trim code 124 may be representative of a capacitance for a capacitor in the circuit to be calibrated 102.

[0014] In an embodiment, in a first iteration, simplex circuit 112 may generate random trim codes 122-126 that make up trim code family 120. This initial set of trim codes 122-126 are set in their respective registers of the testing circuit 100. Circuit to be calibrated 102 then may read the initial trim codes 122-126 and apply those parameters to their corresponding components. For example, the value of the trim code 122 may be read into the circuit to be calibrated 102. If that value is representative of the resistance of a resistor in the circuit to be calibrated 102, then the circuit to be calibrated 102 will set that resistor to the resistance called for by trim code 122. Similarly, if the value of the trim code 124 is representative of the capacitance of a capacitor in the circuit to be calibrated 102, then the circuit to be calibrated 102 will read the trim code 124 and set the capacitor to the capacitance called for by trim code 124.

[0015] After the parameters called for by the trim codes 122-126 are applied, the circuit to be calibrated 102 may produce various outputs. For example, the circuit to be calibrated 102 may produce an output signal due to the implementation of each of the trim codes 122-126. This output signal or signals may correspond to two alternatives which may be applicable: (i) two or more trim codes controlling a single output; or (ii) two or more trim codes controlling two or more outputs. Thus, in an embodiment, one output signal may correspond with an output of a first component of circuit to be calibrated 102 while a second output signal may correspond with an output for a second component of circuit to be calibrated 102. We may have to put this in the appropriate place with suitable rewording. In some embodiments, ADC 104, which may be any type of ADC,

converts these output signals, which in an embodiment are analog (i.e., a continuous time and continuous amplitude signal) into digital output signals. In alternative embodiments, ADC 104 is not required, and the output signals from the circuit to be calibrated 102 are not required to be converted (i.e., because those signals are already digital signals). These output signals, whether converted by ADC 104 or not, may be termed actual output 106 which is received by error generation circuit 110. Expected output 108 is also received by the error generation logic 110. The expected output 108 may be any predefined output that a user desires the circuit to be calibrated 102 to produce in operation. For example, the expected output 108 may be an optimal output and/or an output that meets specifications for the circuit to be calibrated 102. Also, the expected output 108, like the actual output 106, may include multiple outputs. Therefore, the expected output 108 may include an expected output for the first component of circuit to be calibrated 102 and an expected output for a second component of circuit to be calibrated 102.

[0016] The error generation logic 110 receives both the actual output 106 and the expected output 108. The error generation logic 110 may be any hardware that is configured to generate an error signal based on the difference between the actual output 106 and the expected output 108. In some embodiments, a single error value is generated by error generation circuit 110. If only a single actual output 106 and single expected output 108 are received by error generation logic 110, then error generation logic 110 may subtract the actual output 106 from the expected output to generate the error value. However, if multiple actual outputs 106 and multiple expected outputs 108 are received by error generation logic 110 at once, then error generation logic 110 generates an error value that is representative of all of the outputs. For example, e_1 may represent an error value for the actual output of a first component while e_2 represents an error value for the actual output of a second component. These may be determined by error generation logic 110 as follows:

$$e_1 = output_{exp1} - output_{actual1} \quad e_2 = output_{exp2} - output_{actual2}$$

where $output_{exp1}$ is the expected output value for the first component, $output_{actual1}$ is the actual output value for the first component, $output_{exp2}$ is the expected output value for the second component, and $output_{actual2}$ is the actual output value for the second component. Because the error values e_1 and e_2 may be caused by different component types (e.g., resistors, capacitors), the resulting error values may be based on different units of measurement. Thus, the error values e_1 and e_2 may be normalized. Furthermore, a user may consider the output of one component to be more important than the output of a second component. Therefore, the error values e_1 and e_2 may

also be weighted, so that the single error value generated by error generation circuit 110 represents an overall error of the circuit to be calibrated 108. This single error value may be determined by error generation logic 110 as follows:

$$e_{eff} = \sqrt{w_1(n_1e_1)^2 + w_2(n_2e_2)^2 + \dots}$$

where e_{eff} is the single error value, w_1 is the weight factor for the first error value, n_1 is the normalization factor for the first error value, w_2 is the weight factor for the second error value, and n_2 is the normalization factor for the second error value. An error signal representative of the single error value may be transmitted to the simplex circuit 112 as a function f . The simplex circuit 112 may compare the error value contained in the error signal with a threshold value. If the error value is less than the threshold value, then the simplex circuit 112 identifies the trim codes of trim code family 120 as the calibrated trim codes for the circuit to be calibrated 102. The threshold value, in an embodiment, is based on an optimized output and/or an output that meets specifications. Thus, if the error value is less than the threshold value, the trim codes in trim code family 120 provide sufficient optimization and/or meet specifications for the circuit to be calibrated 102, so those trim codes may be used in the circuit to be calibrated 102, and the calibration routine may end.

[0017] However, in the event that the error value exceeds the threshold value, in an embodiment, the simplex circuit 112 may generate multiple additional random and/or uncorrelated trim codes as trim code families. Each trim code family is then implemented by the circuit to be calibrated 102, and an error signal is generated by error generation logic 110 as described hereinabove for each of the trim code families implemented by the circuit to be calibrated 102. Also, the simplex circuit 112 may compare each of the error values of the error signals with the threshold value to determine whether the calibrated trim codes have randomly been generated. However, if the threshold value is exceeded in each of the randomly generated trim code family implementations, then a simplex algorithm may be performed to optimize the trim codes. In an embodiment, the simplex circuit 112 generates three sets of random trim code families, so the simplex circuit 112 receives three error signals f from the error generation circuit 110 before the simplex circuit 112 implementing a simplex algorithm to optimize the trim codes generated. In alternative embodiments, two or more random sets of trim code families are generated by simplex circuit 112 before the simplex algorithm being implemented by the simplex circuit 112. In some embodiments, the error value contained in the error signal is not compared with the threshold value

until all of the error signals corresponding to the randomly generated trim codes are generated by error generation logic 110. For example, the simplex circuit 112 may only compare the error values contained in the error signal after the error generation logic 110 has generated error signals for each of three randomly generated trim code families. The simplex circuit then may compare the error values for each of the error signals to the threshold value to determine if any of the three trim code families comprise the calibrated trim codes.

[0018] FIG. 2 shows a block diagram of simplex circuit 112 in accordance with various embodiments. Simplex circuit 112 may include ordering logic 202, centroid calculation logic 204, and transformation logic 206. Ordering logic 202, which may be any type of hardware, may receive the error signals f generated by the error generation logic 110 corresponding to the actual outputs 106 generated by circuit to be calibrated 102 due to the randomly generated trim codes. The ordering logic 202 may be configured to arrange each of these error signals f in an order where the best error signal (i.e., error signal where the error value is the least) and/or the worst error signal (i.e., error signal where the error value is the greatest) are able to be determined.

[0019] Also, the ordering logic 202 may be configured to generate a simplex structure using the randomly generated trim codes as vertices. For example, if trim code family 120 contains two trim codes 122 and 124, trim code 122 may make up the x-coordinate of a vertex x_1 of the simplex structure while the trim code 124 may make up the y-coordinate of the same vertex y_1 of the simplex structure. Thus, the error signal for the actual output 108 caused by trim codes 122 and 124 is $f(x_1, y_1)$. If three sets of random trim codes are initially received by ordering logic 202, then the three vertices of the simplex structure are:

$$(x_1, y_1), (x_2, y_2), (x_3, y_3)$$

where x_2 is the second random trim code for the same component as x_1 , y_2 is the second random trim code for the same component as y_1 , x_3 is the third random trim code for the same component as x_1 , and y_3 is the third random trim code for the same component as y_1 . Accordingly, the corresponding error signals are represented by the functions:

$$f(x_1, y_1), f(x_2, y_2), f(x_3, y_3)$$

In this example, ordering logic 202 may arrange the vertices $(x_1, y_1), (x_2, y_2), (x_3, y_3)$ with respect to their function values $f(x_1, y_1), f(x_2, y_2), f(x_3, y_3)$ in order from the best error signal to the worst error signal. Because two trim codes are represented in this example, the vertices of the simplex structure are in two dimensional space. In alternative examples, where more than two trim

codes are implemented in the circuit to be calibrated 102 at a time (e.g., n trim codes), the simplex structure may be represented in the number of trim codes implemented dimensional space (e.g., n -dimensional space). Accordingly, the simplex structure for n trim codes may be represented in n -dimensional space.

[0020] Centroid calculation logic 204 may be hardware configured to calculate the centroid of the simplex structure minus the vertex corresponding to the worst error signal (i.e., the geometric center of a simplex structure that has all of the vertices arranged by ordering logic 202 except for the vertex corresponding to the worst error signal). For example, centroid calculation logic 204 may be configured to calculate the centroid of the simplex structure formed by the vertices (x_1, y_1) , (x_2, y_2) , (x_3, y_3) , where (x_1, y_1) corresponds to the vertex corresponding to the best error signal and (x_3, y_3) corresponds to the vertex corresponding to the worst error signal, by determining the geometric center of the simplex structure formed by (x_1, y_1) and (x_2, y_2) .

[0021] The transformation logic 206 may be any hardware that is configured to reflect, expand, contract and/or reduce one or more of the vertices of the simplex structure in order to generate an additional trim code family. The transformation logic 206 then may transmit the generated trim code family to the circuit to be calibrated 102 for implementation by the circuit to be calibrated 102.

[0022] More particularly, transformation logic 206 may be configured to reflect the vertex of the simplex structure corresponding to the worst error signal. For example, if the ordering logic 202 has arranged $f(x_3, y_3)$ as the worst error signal, then the vertex (x_3, y_3) is reflected because points closer to (x_1, y_1) and (x_2, y_2) have a better error signal than (x_3, y_3) . In an embodiment, the vertex corresponding to the worst error signal is reflected linearly along the centroid. For example, the point where the vertex with the worst error signal (e.g., (x_3, y_3)) is reflected may be determined as follows:

$$(x_{r1}, y_{r1}) = (x_0 + \alpha(x_0 - x_3), y_0 + \alpha(y_0 - y_3))$$

where (x_{r1}, y_{r1}) is the point where the vertex is to be reflected linearly along the centroid, x_0 is the x-coordinate of the centroid, y_0 is the y-coordinate of the centroid, and α is a multiplication factor of the reflection. In some examples, α is a predetermined multiplication factor that is preprogrammed into the transformation logic 206 (e.g., 1).

[0023] In an alternative embodiment, transformation logic 206 may be configured to reflect the vertex of the simplex structure corresponding to the worst error signal in a direction of local slope

of the first simplex structure. For example, as shown in FIG. 3 which is an example simplex structure in accordance with various embodiments, a three dimensional structure may be defined by vertices at: $(x_1, y_1, f(x_1, y_1))$ (vertex A), $(x_2, y_2, f(x_2, y_2))$ (vertex B), and $(x_3, y_3, f(x_3, y_3))$ (vertex C) with the function value f plotted along z-axis. The normal to the plane defined by ABC is defined by $\overrightarrow{AB} \times \overrightarrow{AC}$. Furthermore,

$$\begin{aligned}\overrightarrow{AB} &= (x_2 - x_1)\hat{i} + (y_2 - y_1)\hat{j} + (f_2 - f_1)\hat{k} \\ \overrightarrow{AC} &= (x_3 - x_1)\hat{i} + (y_3 - y_1)\hat{j} + (f_3 - f_1)\hat{k} \\ \overrightarrow{AB} \times \overrightarrow{AC} &= \begin{bmatrix} \hat{i} & \hat{j} & \hat{k} \\ (x_2 - x_1) & (y_2 - y_1) & (f_2 - f_1) \\ (x_3 - x_1) & (y_3 - y_1) & (f_3 - f_1) \end{bmatrix} \\ &= [(y_2 - y_1)(f_3 - f_1) - (y_3 - y_1)(f_2 - f_1)]\hat{i} - [(x_2 - x_1)(f_3 - f_1) - (x_3 - x_1)(f_2 - f_1)]\hat{j} + [(x_2 - x_1)(y_3 - y_1) - (x_3 - x_1)(y_2 - y_1)]\hat{k}.\end{aligned}$$

Accordingly, the equation of the plane ABC is:

$$[(y_2 - y_1)(f_3 - f_1) - (y_3 - y_1)(f_2 - f_1)]x - [(x_2 - x_1)(f_3 - f_1) - (x_3 - x_1)(f_2 - f_1)]y + [(x_2 - x_1)(y_3 - y_1) - (x_3 - x_1)(y_2 - y_1)]f(x, y) = c.$$

This allows the expression for f to be determined as:

$$\begin{aligned}f(x, y) &= \frac{c - [(y_2 - y_1)(f_3 - f_1) - (y_3 - y_1)(f_2 - f_1)]x + [(x_2 - x_1)(f_3 - f_1) - (x_3 - x_1)(f_2 - f_1)]y}{[(x_2 - x_1)(y_3 - y_1) - (x_3 - x_1)(y_2 - y_1)]}\end{aligned}$$

Calculating the gradient of $f(x, y)$ gives the vector pointing in the direction of local slope as:

$$\begin{aligned}\nabla f(x, y) &= (\nabla f_x, \nabla f_y) \\ &= \left(\frac{\partial f}{\partial x}, \frac{\partial f}{\partial y} \right) \\ &= \left(\frac{[(y_3 - y_1)(f_2 - f_1) - (y_2 - y_1)(f_3 - f_1)]}{[(x_2 - x_1)(y_3 - y_1) - (x_3 - x_1)(y_2 - y_1)]}, \frac{[(x_2 - x_1)(f_3 - f_1) - (x_3 - x_1)(f_2 - f_1)]}{[(x_2 - x_1)(y_3 - y_1) - (x_3 - x_1)(y_2 - y_1)]} \right).\end{aligned}$$

If $k = [(x_2 - x_1)(y_3 - y_1) - (x_3 - x_1)(y_2 - y_1)]$, then:

$$\begin{aligned}(k\nabla f_x, k\nabla f_y) &= ([(y_3 - y_1)(f_2 - f_1) - (y_2 - y_1)(f_3 - f_1)], [(x_2 - x_1)(f_3 - f_1) - (x_3 - x_1)(f_2 - f_1)])\end{aligned}$$

Because in this example, $f(x_1, y_1) < f(x_2, y_2) < f(x_3, y_3)$ (i.e., (x_3, y_3) is the worst error signal and $f(x_1, y_1)$ is the best error signal), $-\nabla f$ makes an angle between unit vectors $\overrightarrow{u_{OA}}$ (the unit

vector between the centroid O (the centroid O being the geometric center of the simplex structure formed by all of the vertices A, B, C of the simplex structure) and the vertex A) and $\overrightarrow{u_{OE}}$ (the unit vector between the centroid O and the mid-point between vertexes A and B (E)). The reflection of the centroid of the triangle O along $-\nabla f$ intersects AB between $\overrightarrow{u_{OA}}$ and $\overrightarrow{u_{OE}}$.

To find the point of intersection $P(x_p, y_p)$ of $-\nabla f$ on AB :

$$\text{Equation of } \overrightarrow{OR} : \quad y = y_o + \frac{\nabla f_y}{\nabla f_x}(x - x_o)$$

$$\text{Equation of } \overrightarrow{AB} : \quad y = y_1 + \frac{y_2 - y_1}{x_2 - x_1}(x - x_1)$$

$$(x_p, y_p)$$

$$= \left(\frac{(y_1 - y_o) + \frac{\nabla f_y}{\nabla f_x} x_o - \frac{y_2 - y_1}{x_2 - x_1} x_1}{\frac{\nabla f_y}{\nabla f_x} - \frac{y_2 - y_1}{x_2 - x_1}}, \frac{\frac{\nabla f_y}{\nabla f_x} y_1 - \frac{y_2 - y_1}{x_2 - x_1} (y_o + x_1 - x_o)}{\frac{\nabla f_y}{\nabla f_x} - \frac{y_2 - y_1}{x_2 - x_1}} \right)$$

The vertices of the new centroid along $-\nabla f$ across line AB is given by:

$$(x_{or}, y_{or}) = (x_p + (x_p - x_o), y_p + (y_p - y_o)).$$

From this, the vertices of the reflection point R are calculated as:

$$\begin{aligned} (x_{r2}, y_{r2}) &= (3x_{or} - x_1 - x_2, 3y_{or} - x_1 - x_2) \\ &= (6x_p - 2x_1 - 2x_2 - x_3, 6y_p - 2y_1 - 2y_2 - y_3) \\ &= \left(\frac{2\nabla f_x(x_2 - x_1)(2y_1 - y_2 - y_3) + 2\nabla f_y(x_2 - x_1)(x_1 + x_2 + x_3) - 6\nabla f_x x_1(y_2 - y_1)}{\nabla f_y(x_2 - x_1) - \nabla f_x(y_2 - y_1)} - 2x_1 - 2x_2 - x_3, \right. \\ &\quad \left. \frac{6\nabla f_y(x_2 - x_1)y_1 + 2\nabla f_x(2x_1 - x_2 - x_3 + y_1 + y_2 + y_3)(y_2 - y_1)}{\nabla f_y(x_2 - x_1) - \nabla f_x(y_2 - y_1)} - 2y_1 - 2y_2 - y_3 \right) \end{aligned}$$

In this way, the transformation logic 206 may reflect the vertex of the simplex structure corresponding to the worst error signal in a direction of local slope of the first simplex structure to create a new simplex structure. As described hereinabove, while only two dimensions are shown in this example, the reflection point may extend to and be calculated from any number of dimensions. For example, the reflection point could be represented by (x_{r2}, y_{r2}, z_{r2}) and calculated in a similar manner as noted for the two dimensional (x_{r2}, y_{r2}) .

[0024] Because the vertices of new simplex structure, using (x_{r2}, y_{r2}) as one of the vertices, may be close to a linear arrangement which might hinder further transformations, if the slope of the newly calculated vertex is less than a threshold value to the slope of one of the sides of the new simplex structure (the slope comparison value), the transformation logic 206 may not, in an embodiment, use (x_{r2}, y_{r2}) as the reflection point, but instead may use (x_{r1}, y_{r1}) as calculated

above. More specifically, transformation logic 206, in an embodiment, may determine the reflection point (x_r, y_r) as:

$$(x_r, y_r) = \begin{cases} (x_{r1}, y_{r1}), & \tan^{-1} \left| \frac{m_1 - m_2}{1 + m_1 m_2} \right| < \theta_{thresh} \\ (x_{r2}, y_{r2}), & \tan^{-1} \left| \frac{m_1 - m_2}{1 + m_1 m_2} \right| \geq \theta_{thresh} \end{cases}$$

where θ is the slope comparison value.

[0025] If the reflection point (x_r, y_r) corresponds to trim codes that produce an error signal that is not the best error signal, but is not the worst error signal, such that $f(x_1, y_1) < f(x_r, y_r) < f(x_3, y_3)$. The reflection point (x_r, y_r) replaces the worst point (x_3, y_3) and provides the new point that ordering logic arranges from best to worst or worst to best. For example, the reflection point (x_r, y_r) provides the trim codes that may be implemented by circuit to be calibrated 102 (e.g., x_r being the trim code for the first component and y_r being the trim code for the second component). The test circuit 100 then repeats the process of generating another actual output 108, generating another error signal, determining whether the new trim codes are the calibrated trim codes, and if the new trim codes are not the calibrated trim codes, arranging the error signals from best to worst or worst to best.

[0026] If the reflection point (x_r, y_r) corresponds to trim codes that produce the best error signal of all previous error signals, such that $f(x_r, y_r) < f(x_1, y_1) < f(x_2, y_2) < f(x_3, y_3)$, then the reflection produced trim codes that produces an actual output 106 closer to the expected output 108. Thus, in an embodiment, the transformation logic 206 may expand the reflected point to move the reflected point further in the same direction. In an embodiment, the reflected point (x_r, y_r) is expanded linearly along the centroid as follows:

$$(x_{e1}, y_{e1}) = (x_0 + \beta(x_0 - x_3), y_0 + \beta(y_0 - y_3))$$

where (x_{e1}, y_{e1}) is the point where the reflected vertex is to be expanded linearly along the centroid, x_0 is the x-coordinate of the centroid, y_0 is the y-coordinate of the centroid, and β is a multiplication factor of the expansion. In some examples, β is a predetermined multiplication factor that is preprogrammed into the transformation logic 206 that is larger than the multiplication factor α (e.g., 2). In an alternative embodiment, transformation logic 206 may be configured to expand the reflected vertex (x_r, y_r) in a direction of local slope of the first simplex structure. Similar, to the reflection created by (x_{r2}, y_{r2}) above, the expansion in the direction of the local slope of the first simplex structure may be determined as follows:

$$(x_{e2}, y_{e2}) = \begin{pmatrix} \frac{3\nabla f_x(x_2-x_1)(2y_1-y_2-y_3)+3\nabla f_y(x_2-x_1)(x_1+x_2+x_3)-9\nabla f_x x_1(y_2-y_1)}{\nabla f_y(x_2-x_1)-\nabla f_x(y_2-y_1)} - 3x_1 - 3x_2 - 2x_3, \\ \frac{9\nabla f_y(x_2-x_1)y_1+3\nabla f_x(2x_1-x_2-x_3+y_1+y_2+y_3)(y_2-y_1)}{\nabla f_y(x_2-x_1)-\nabla f_x(y_2-y_1)} - 3y_1 - 3y_2 - 2y_3 \end{pmatrix}.$$

As described hereinabove, while only two dimensions are shown in this example, the expansion point may extend to and be calculated from any number of dimensions. For example, the expansion point could be represented by (x_{e2}, y_{e2}, z_{e2}) and calculated in a similar manner as noted for the two dimensional (x_{e2}, y_{e2}) . Because the vertices of new simplex structure, using (x_{e2}, y_{e2}) as one of the vertices, may be close to a linear arrangement which might hinder further transformations, if the slope of the newly calculated vertex is less than a threshold value to the slope of one of the sides of the new simplex structure (the slope comparison value), the transformation logic 206 may not, in an embodiment, use (x_{e2}, y_{e2}) as the expansion point, but instead may use (x_{e1}, y_{e1}) as calculated above. The slope comparison value may be a relationship between the slope of a line from one of the vertices of the simplex structure to the second vertex and the slope of another of the sides of the new simplex structure. Thus, transformation logic 206, in an embodiment, may determine the expansion point (x_e, y_e) as:

$$(x_e, y_e) = \begin{cases} (x_{e1}, y_{e1}), & \tan^{-1} \left| \frac{m_1 - m_2}{1 + m_1 m_2} \right| < \theta_{thresh} \\ (x_{e2}, y_{e2}), & \tan^{-1} \left| \frac{m_1 - m_2}{1 + m_1 m_2} \right| \geq \theta_{thresh} \end{cases}$$

where θ is the slope comparison value. The expansion point (x_{e1}, y_{e1}) , (x_{e2}, y_{e2}) , or (x_e, y_e) provides the new trim codes that may be implemented by circuit to be calibrated 102 (e.g., x_e being the trim code for the first component and y_e being the trim code for the second component). The test circuit 100 then repeats the process of generating another actual output 108, generating another error signal, determining whether the new trim codes are the calibrated trim codes, and if the new trim codes are not the calibrated trim codes, arranging the error signals from best to worst or worst to best. Transformation logic 206 may continue to expand the newly created points until either a determination is made that the trim codes are the calibrated trim codes or that the newly created point does not correspond to the best error signal.

[0027] If the reflected point (x_r, y_r) or expansion point (x_e, y_e) corresponds to trim codes that produce the worst error signal of all previous error signals, such that $f(x_1, y_1) < f(x_2, y_2) < f(x_3, y_3) < f(x_r, y_r)$, then the reflection produced trim codes that produces an actual output 106

further from the expected output 108. Thus, in an embodiment, the transformation logic 206 may contract the worst point before the reflection (e.g., (x_3, y_3)) toward the centroid. For example, the contraction point where the vertex with the worst error signal (e.g., (x_3, y_3)) is contracted may be determined as follows:

$$(x_c, y_c) = x_0 + \rho(x_0 - x_3)$$

where (x_c, y_c) is the point where the vertex is to be contracted toward the centroid, x_0 is the x-coordinate of the centroid, y_0 is the y-coordinate of the centroid, and ρ is a multiplication factor of the contraction (in some embodiments $\rho = -\frac{1}{2}$). If the contraction point (x_c, y_c) provides a point better than the worst point, the contraction point (x_c, y_c) replaces the worst point (x_3, y_3) and provides the new point that ordering logic arranges from best to worst or worst to best. For example, the contraction point (x_c, y_c) provides the new trim codes that may be implemented by circuit to be calibrated 102 (e.g., x_c being the trim code for the first component and y_c being the trim code for the second component). The test circuit 100 then repeats the process of generating another actual output 108, generating another error signal, determining whether the new trim codes are the calibrated trim codes, and if the new trim codes are not the calibrated trim codes, arranging the error signals from best to worst or worst to best.

[0028] If the contraction point (x_c, y_c) corresponds to trim codes that produce the worst error signal (e.g., the error signal generated by the trim codes produced by the contraction point is arranged as follows: $f(x_1, y_1) < f(x_2, y_2) < f(x_3, y_3) < f(x_c, y_c)$), in an embodiment, the transformation logic 206 may iteratively reduce the non-best points towards the point corresponding with the best error value. Continuing this example, the (x_2, y_2) point and (x_3, y_3) may be moved towards the (x_1, y_1) point that corresponding to the best error signal as follows:

$$(x_d, y_d) = x_1 + \sigma(x_i - x_1) \text{ for all } i \in \{2, \dots, n + 1\}$$

where (x_d, y_d) are the points where the vertex is to be contracted toward the centroid, x_1 is the x-coordinate of the vertex corresponding to the best error value, x_i is the x-coordinate of all of the other vertices, and σ is a multiplication factor of the reduction (in some embodiments $\sigma = \frac{1}{2}$). The reduced points (x_d, y_d) provide the new trim codes that may be implemented by circuit to be calibrated 102 (e.g., x_d being the trim code for the first component and y_d being the trim code for the second component). The test circuit 100 then repeats the process of generating another actual output 108, generating another error signal, determining whether the new trim codes are the

calibrated trim codes, and if the new trim codes are not the calibrated trim codes, arranging the error signals from best to worst or worst to best.

[0029] The transformation logic 206 continues to reflect, expand, contract and/or reduce the points of the simplex structure until the error value becomes less than the threshold value, thereby revealing the calibrated trim codes. While the reflection, expansion, contraction, and reduction process has been described in a specific order, in alternative embodiments, the transformation logic 206 may perform any of reflection, expansion, contraction, and reduction in any order.

[0030] FIG. 4 shows a flow diagram of a method 400 for calibrating a circuit, such as circuit to be calibrated 102, in accordance with various embodiments. FIG. 5 shows a flow diagram of a method 500 for transforming a vertex in accordance with various embodiments. Though depicted sequentially as a matter of convenience, at least some of the actions shown in methods 400 and 500 can be performed in a different order and/or performed in parallel. Also, some embodiments may perform only some of the actions shown or may perform additional actions. In some embodiments, at least some of the operations of the methods 400 and 500, and other operations described herein, can be performed by circuit to be calibrated 102, error generation circuit 110, and/or simplex circuit 112 implemented by a processor executing instructions stored in a non-transitory computer readable storage medium or a state machine.

[0031] The method 400 begins in block 402 with generating a first plurality of error signals. In an embodiment, error generation circuit 110 may generate the error signals by determining one or more differences between an expected output, such as expected output 108, and an actual output, such as actual output 106, from a circuit to be calibrated, such as circuit to be calibrated 102, undergoing calibration to determine an error value. The actual output may be generated through the implementation of trim codes, such as trim codes 122-126 of trim code family 120 by the circuit to be calibrated. In some embodiments, the first plurality of error signals comprises three error signals created by the three actual outputs generated by the circuit to be calibrated implementing three different trim code families. In block 404, the method 400 continues with arranging the error signals such that the worst error signal (i.e., error signal where the error value is the greatest) is established. In some embodiments, the error signals may be arranged from best (i.e., error signal where the error value is the least) to worst or from worst to best. The simplex circuit 112 may arrange the error signals.

[0032] The method 400 continues in block 406 with generating, in some embodiments by simplex circuit 112, a first simplex structure. The first simplex structure may be generated using trim code values that were implemented by the circuit to be calibrated, such as circuit to be calibrated 102, to generate the actual output, such as actual output 106, which was used to generate the error signals as the coordinates of the vertices of the simplex structure. For example, the trim codes of a single trim code family, such as trim code family 120, may comprise the coordinates for one of the vertices of the first simplex structure. More specifically, one trim code of the trim code family may comprise the x-coordinate of a first vertex of the first simplex structure while a second trim code in the trim code family may comprise the y-coordinate of the first vertex of the first simplex structure. The trim codes of additional trim code families may comprise the coordinates of the remaining vertices of the first simplex structure.

[0033] In block 408, the method 400 continues with calculating, in some embodiments by simplex circuit 112, a centroid of the first simplex structure minus the vertex corresponding to the worst error signal. Thus, this centroid may comprise the geometric center of the first simplex structure without the vertex corresponding to the worst error signal. The method 400 continues in block 410 with transforming, in some embodiments by simplex circuit 112, a first vertex of the first simplex structure to generate a plurality of trim codes. The transforming may include reflecting, expanding, contracting, and/or reducing one of the vertices of the first simplex structure. For example, if the error signal corresponding to the first vertex of the first simplex structure is arranged as the worst error signal, then the first vertex may be reflected across the simplex structure. In some embodiments, this reflection may comprise reflecting the first vertex linearly along the centroid. In alternative embodiments, this reflection may comprise reflecting the first vertex in a direction of local slope of the first simplex structure. This transforming determines a new vertex for the simplex structure.

[0034] In block 412, the method 400 continues with transmitting, in some embodiments by the simplex circuit 112, additional trim codes to the circuit to be calibrated, such as circuit to be calibrated 102. The new vertex of the simplex structure determined by the transformation in block 410 may include the additional trim codes. For example, the x-coordinate of the new vertex may be one of the additional trim codes while the y-coordinate of the new vertex may be another of the additional trim codes. The circuit to be calibrated 102 then, in some embodiments, may implement the additional trim codes, thereby generating an additional actual output. The method 400

continues in block 414 with generating, in some embodiments by error generation circuit 110, an additional error signal. After the circuit to be calibrated 102 generates the additional actual output, the error generation circuit 110 may generate an additional error signal based on the differences between the expected output and the additional actual output. These differences may make up the error value that is included in the additional error signal.

[0035] In block 416, the method 400 continues with determining, in some embodiments by simplex circuit 412, whether the error value contained in the additional error signal is less than a threshold value. If in block 416 a determination is made that the error value contained in the additional error signal is less than the threshold value, then the method 400 continues in block 418 with identifying, in some embodiments by simplex circuit 112, the additional trim codes (i.e., the trim codes of the last trim code family implemented by the circuit to be calibrated) as the calibrated trim codes. The calibrated trim codes then may be implemented by the calibrated circuit for operation and may be considered optimized.

[0036] However, if a determination is made (in block 416) that the error value contained in the additional error signal is not less than the threshold value, then the method 400 continues in block 420 with arranging, in some embodiments by simplex circuit 112, the additional error signal with the previously generated error signals such that the worst error signal and/or best error signal is established. In block 422, the method 400 continues with generating, in some embodiments by simplex circuit 112, a second simplex structure. The second simplex structure may include the vertices of the first simplex structure along with the previously transformed new vertex. The method 400 continues in block 424 with calculating, in some embodiments by simplex circuit 112, the centroid of the second simplex structure. The method 400 continues in block 426 with transforming, in some embodiments by simplex circuit 112, one of the vertices of the second simplex structure to generate a plurality of additional trim codes. The transforming may include reflecting, expanding, contracting, and/or reducing one of the vertices of the first simplex structure. The method 400 then may continue in block 412 with transmitting the additional trim codes to the circuit to be calibrated for implementation.

[0037] FIG. 5 shows a flow diagram of a method 500 for transforming a vertex in accordance with various embodiments. The method 500 begins in block 502 with reflecting, in some embodiments by simplex circuit 112, a vertex of a simplex structure in the direction of local slope of the simplex structure to produce a second vertex. In block 504, the method 500 continues with

generating a slope comparison value. The slope comparison value may be a relationship between the slope of a line from one of the vertices of the simplex structure to the second vertex and the slope of another of the sides of the new simplex structure.

[0038] The method 500 continues in block 506 with a determination, in some embodiments by simplex circuit 112, of whether the slope comparison value is or exceeds a threshold value. If in block 506 a determination is made that the slope comparison value exceeds the threshold value, then the method 500 continues in block 508 with generating, in some embodiments by simplex circuit 112, new trim codes based on the second vertex (e.g., the coordinates of the second vertex are the new trim codes). However, if in block 506 a determination is made that the slope comparison value does not exceed the threshold value, then the method 500 continues in block 510 with reflecting, in some embodiments by simplex circuit 112, the original vertex linearly along the centroid to produce a third vertex. In block 512, the method 500 continues with generating, in some embodiments by simplex circuit 112, new trim codes based on the third vertex (e.g., the coordinates of the third vertex are the new trim codes).

[0039] Modifications are possible in the described embodiments, and other embodiments are possible, within the scope of the claims.

CLAIMS

What is claimed is:

1. A test circuit, comprising:

a circuit to be calibrated configured to implement a first plurality of trim codes as calibration parameters for a corresponding plurality of components of the circuit to be calibrated and generate a first actual output;

an error generation circuit configured to generate a first error signal based on a difference between the first actual output and an expected output of the circuit to be calibrated; and

a simplex circuit configured to receive the first error signal from the error generation circuit, generate a second plurality of trim codes using a simplex algorithm based on the first error signal, and transmit the second plurality of trim codes to the circuit to be calibrated.

2. The test circuit of claim 1, wherein the simplex circuit is further configured to compare an error value in the first error signal to a threshold value, and based on the error value being less than the threshold value, identify the first plurality of trim codes as calibrated trim codes for the circuit to be calibrated.

3. The test circuit of claim 1, wherein:

the circuit to be calibrated is further configured to implement the second plurality of trim codes as calibration parameters and generate a second actual output;

the error generation circuit is further configured to generate a second error signal based on a difference between the second actual output of the circuit to be calibrated and the expected output; and

the simplex circuit is further configured to receive the second error signal from the error generation logic, generate a third plurality of trim codes using the simplex algorithm based on the second error signal, and transmit the third plurality of trim codes to the circuit to be calibrated.

4. The test circuit of claim 1, wherein:

each of the plurality of components of the circuit to be calibrated is configured to generate a corresponding actual output; and

the error generation logic is further configured to assign a weight factor to each of the corresponding actual outputs and generate an error value corresponding to the first error signal based on the weight factor assigned to each of the corresponding actual outputs.

5. The test circuit of claim 1, wherein the simplex algorithm causes the simplex circuit to:
 - generate a first simplex structure comprising a plurality of vertices, a plurality of coordinates of one of the plurality of vertices corresponding to the plurality of trim codes;
 - calculate a centroid of the first simplex structure; and
 - transform a first vertex of the first plurality of vertices to generate the second plurality of trim codes.
6. The test circuit of claim 5, wherein the simplex circuit is configured to transform the first vertex by:
 - reflecting the first vertex in a direction of local slope of the first simplex structure to produce a second vertex;
 - generating a slope comparison value by comparing a slope of the second vertex with a slope of one side of the first simplex structure;
 - based on the slope comparison value exceeding a threshold value, generating the second plurality of trim codes based on the second vertex; and
 - based on the slope comparison value being less than the threshold value: reflecting the first vertex linearly opposite the centroid of the first simplex structure to produce a third vertex; and generating the second plurality of trim codes based on the third vertex.
7. The test circuit of claim 5, wherein the first vertex corresponds to the error signal of the first plurality of error signals having a worst error value.
8. The test circuit of claim 5, wherein the simplex circuit is configured to transform the first vertex by expanding the first vertex in a direction of local slope of the first simplex structure to produce a second vertex and generating the second plurality of trim codes based on the second vertex.
9. The test circuit of claim 5, wherein the simplex circuit is configured to transform the first vertex by contracting the first vertex toward the centroid to produce a second vertex and generating the second plurality of trim codes based on the second vertex.
10. A method for calibrating a circuit comprising:
 - generating a first plurality of error signals based on differences between a plurality of expected outputs from a circuit to be calibrated and a plurality of actual outputs from the circuit to be calibrated implementing a first plurality of trim codes;

generating a first simplex structure comprising a plurality of vertices corresponding to the first plurality of trim codes;

calculating a centroid of the first simplex structure;

transforming a first vertex of the first plurality of vertices to generate a second plurality of trim codes; and

transmitting the second plurality of trim codes to the circuit to be calibrated for implementation.

11. The method of claim 10, further comprising:

generating an additional error signal based on a difference between the expected output from the circuit to be calibrated and an additional actual output of the circuit to be calibrated implementing the second plurality of trim codes; and

generating a second simplex structure comprising a plurality of vertices corresponding to the first plurality of trim codes and the second plurality of trim codes;

calculating a centroid of the second simplex structure; and

transforming a second vertex of the second plurality of vertices to generate a third plurality of trim codes.

12. The method of claim 11, further comprising:

comparing an error value of the additional error signal to a threshold value; and

based on the error value being less than the threshold value, identifying the second plurality of trim codes as calibrated trim codes for the circuit to be calibrated.

13. The method of claim 10, wherein the transforming a first vertex comprises:

reflecting the first vertex in a direction of local slope of the first simplex structure to produce a second vertex;

generating a slope comparison value by comparing a slope of the second vertex with a slope of one side of the first simplex structure;

based on the slope comparison value exceeding a threshold value, generating the second plurality of trim codes based on the second vertex; and

based on the slope comparison value being less than the threshold value: reflecting the first vertex linearly opposite the centroid of the first simplex structure to produce a third vertex; and generating the second plurality of trim codes based on the third vertex.

14. The method of claim 10, wherein the transforming a first vertex comprises expanding the first vertex in a direction of local slope of the first simplex structure.

15. The method of claim 10, wherein the transforming a first vertex comprises contracting the first vertex toward the centroid.

16. A simplex circuit, comprising:

ordering logic configured to receive a first plurality of error signals and generate a first simplex structure comprising a first plurality of vertices, each of the first plurality of error signals generated based on differences between a plurality of expected outputs from an circuit to be calibrated and a plurality of actual outputs from the circuit to be calibrated implementing a first plurality of trim codes;

centroid calculation logic configured to identify a centroid of the first simplex structure;
and

transformation logic configured to reflect, expand, contract, or reduce a first vertex of the first plurality of vertices to generate a second plurality of trim codes and transmit the second plurality of trim codes to the circuit to be calibrated for implementation;

wherein each of the first plurality of vertices corresponds with one of the first plurality of trim codes.

17. The simplex circuit of claim 16, wherein the transformation logic is configured to reflect the first vertex linearly opposite the centroid of the first simplex structure.

18. The simplex circuit of claim 16, wherein the transformation logic is configured to reflect the first vertex in a direction of local slope of the first simplex structure.

19. The simplex circuit of claim 16, wherein:

the ordering logic is further configured to receive an additional error signal generated based on a difference between the expected output from the circuit to be calibrated and an additional actual output from the circuit to be calibrated implementing the second plurality of trim codes and generate a second simplex structure comprising a second plurality of vertices;

the centroid calculation logic is further configured to identify a centroid of the second simplex structure; and

the transformation logic is further configured to reflect, expand, contract, or reduce a second vertex of the second plurality of vertices to generate a third plurality of trim codes and transmit the third plurality of trim codes to the circuit to be calibrated for implementation.

20. The simplex circuit of claim 16, wherein the ordering logic is further configured to arrange the first plurality of error signals such that a worst error signal is established and wherein the first vertex corresponds to the error signal of the first plurality of error signals having a worst error value.

1/3




FIG. 1




FIG. 2




FIG. 3




FIG. 4

3/3




FIG. 5

INTERNATIONAL SEARCH REPORT

International application No.

PCT/US 2016/067501

A. CLASSIFICATION OF SUBJECT MATTER

G06F 11/26 (2006.01)

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

G05B 1/00, 5/00, 13/00, G06F 11/00-11/26, 17/00, G01R 15/00-15/20, 17/00-17/22, 19/00, 27/00, 31/00-31/00, 33/00

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

PatSearch (RUPTO internal), USPTO, PAJ, Esp@cenet, DWPI, EAPATIS, PATENTSCOPE, Information Retrieval System of FIPS

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 7688240 B2 (ANALOG DEVICES, INC.) 30.03.2010	1-20
A	US 7761818 B2 (INTERNATIONAL BUSINESS MACHINES CORPORATION) 20.07.2010	1-20
A	US 8972807 B2 (TEXAS INSTRUMENTS INCORPORATED) 03.03.2015	1-20
A	US 7002496 B2 (TEXAS INSTRUMENTS INCORPORATED) 21.02.2006	1-20

☐ Further documents are listed in the continuation of Box C.☐ See patent family annex.

* Special categories of cited documents:	"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
"A" document defining the general state of the art which is not considered to be of particular relevance	"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
"E" earlier document but published on or after the international filing date	"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	"&" document member of the same patent family
"O" document referring to an oral disclosure, use, exhibition or other means	
"P" document published prior to the international filing date but later than the priority date claimed	

Date of the actual completion of the international search

14 March 2017 (14.03.2017)

Date of mailing of the international search report

30 March 2017 (30.03.2017)

Name and mailing address of the ISA/RU:

Federal Institute of Industrial Property,
Berezhkovskaya nab., 30-1, Moscow, G-59,
GSP-3, Russia, 125993
Facsimile No: (8-495) 531-63-18, (8-499) 243-33-37

Authorized officer

A. Tatischev

Telephone No. (499) 240-25-91