An analog-to-digital converter circuit in which an extracted envelope of an input signal is used as a reference signal on an analog-to-digital converter, providing a wide dynamic range while avoiding the need for an automatic gain control.
FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>AM</td>
<td>Armenia</td>
<td>GB</td>
<td>United Kingdom</td>
<td>MW</td>
<td>Malawi</td>
</tr>
<tr>
<td>AT</td>
<td>Austria</td>
<td>GE</td>
<td>Georgia</td>
<td>MX</td>
<td>Mexico</td>
</tr>
<tr>
<td>AU</td>
<td>Australia</td>
<td>GN</td>
<td>Guinea</td>
<td>NE</td>
<td>Niger</td>
</tr>
<tr>
<td>BB</td>
<td>Barbados</td>
<td>GR</td>
<td>Greece</td>
<td>NL</td>
<td>Netherlands</td>
</tr>
<tr>
<td>BE</td>
<td>Belgium</td>
<td>HU</td>
<td>Hungary</td>
<td>NO</td>
<td>Norway</td>
</tr>
<tr>
<td>BF</td>
<td>Burkina Faso</td>
<td>IE</td>
<td>Ireland</td>
<td>NZ</td>
<td>New Zealand</td>
</tr>
<tr>
<td>BG</td>
<td>Bulgaria</td>
<td>IT</td>
<td>Italy</td>
<td>PL</td>
<td>Poland</td>
</tr>
<tr>
<td>BJ</td>
<td>Benin</td>
<td>JP</td>
<td>Japan</td>
<td>PT</td>
<td>Portugal</td>
</tr>
<tr>
<td>BR</td>
<td>Brazil</td>
<td>KE</td>
<td>Kenya</td>
<td>RO</td>
<td>Romania</td>
</tr>
<tr>
<td>BY</td>
<td>Belarus</td>
<td>KG</td>
<td>Kyrgyzstan</td>
<td>RU</td>
<td>Russian Federation</td>
</tr>
<tr>
<td>CA</td>
<td>Canada</td>
<td>KP</td>
<td>Democratic People’s Republic of Korea</td>
<td>SD</td>
<td>Sudan</td>
</tr>
<tr>
<td>CF</td>
<td>Central African Republic</td>
<td>KR</td>
<td>Republic of Korea</td>
<td>SE</td>
<td>Sweden</td>
</tr>
<tr>
<td>CG</td>
<td>Congo</td>
<td>KZ</td>
<td>Kazakhstan</td>
<td>SG</td>
<td>Singapore</td>
</tr>
<tr>
<td>CH</td>
<td>Switzerland</td>
<td>LIE</td>
<td>Liechtenstein</td>
<td>SI</td>
<td>Slovenia</td>
</tr>
<tr>
<td>CI</td>
<td>Cote d’Ivoire</td>
<td>LK</td>
<td>Sri Lanka</td>
<td>SK</td>
<td>Slovakia</td>
</tr>
<tr>
<td>CM</td>
<td>Cameroon</td>
<td>LR</td>
<td>Liberia</td>
<td>SN</td>
<td>Senegal</td>
</tr>
<tr>
<td>CN</td>
<td>China</td>
<td>LT</td>
<td>Lithuania</td>
<td>SZ</td>
<td>Swaziland</td>
</tr>
<tr>
<td>CS</td>
<td>Czechoslovakia</td>
<td>LU</td>
<td>Luxembourg</td>
<td>TD</td>
<td>Chad</td>
</tr>
<tr>
<td>CZ</td>
<td>Czech Republic</td>
<td>LV</td>
<td>Latvia</td>
<td>TG</td>
<td>Togo</td>
</tr>
<tr>
<td>DE</td>
<td>Germany</td>
<td>MC</td>
<td>Monaco</td>
<td>TJ</td>
<td>Tajikistan</td>
</tr>
<tr>
<td>DK</td>
<td>Denmark</td>
<td>MD</td>
<td>Republic of Moldova</td>
<td>TT</td>
<td>Trinidad and Tobago</td>
</tr>
<tr>
<td>EE</td>
<td>Estonia</td>
<td>MG</td>
<td>Madagascar</td>
<td>UA</td>
<td>Ukraine</td>
</tr>
<tr>
<td>ES</td>
<td>Spain</td>
<td>ML</td>
<td>Mali</td>
<td>UG</td>
<td>Uganda</td>
</tr>
<tr>
<td>FI</td>
<td>Finland</td>
<td>MN</td>
<td>Mongolia</td>
<td>US</td>
<td>United States of America</td>
</tr>
<tr>
<td>FR</td>
<td>France</td>
<td>MR</td>
<td>Mauritania</td>
<td>UZ</td>
<td>Uzbekistan</td>
</tr>
<tr>
<td>GA</td>
<td>Gabon</td>
<td></td>
<td></td>
<td>VN</td>
<td>Viet Nam</td>
</tr>
</tbody>
</table>
-1-

WIDE DYNAMIC RANGE ANALOG TO DIGITAL CONVERSION

BACKGROUND OF THE INVENTION

1) Field of the Invention
The present invention relates to an analog-to-digital converter circuit in which an input signal acts as a reference signal on an analog-to-digital converter which adapts its range to the level of the input signal without a variable gain amplifier.

2) Discussion of Related Art
When an analog signal with a large dynamic range is to be converted into a digital signal, an analog-to-digital converter (ADC) with a high resolution has been conventionally required. Typically, the range in decibels (dB) divided by six (6) gives the necessary number of bits to be output by the ADC. In a radio receiver, for instance, where the level of the input signal could vary over a range of 100 dB, this formula would require an ADC to have 17 bits or more. In addition to the large dynamic range, a high conversion rate (greater than 100 kHz) could well be necessary, for example, due to a large bandwidth of the input signal.

To address these requirements, the most common solution to the dynamic range problem is to incorporate a function referred to as automatic gain control (AGC). In the typical AGC device such as shown in Figure 1, an input signal \( V_{in} \) is rectified by a rectifier 12 and filtered through a low-pass filter 13 to extract the envelope of the signal. This signal envelope is used as a control signal to control the gain of a variable gain amplifier 11. The amplifier 11 will have a low gain if the input signal, and thus the control signal, is large and a high gain if the control signal is low. The amplifier will provide an output signal with a compressed dynamic range after the amplifier. If the signal is then converted to a digital signal, an ADC 14 with a fixed reference voltage is used. The reference voltage sets the range of the ADC. To achieve a wide enough dynamic range with a conventional AGC, it might be necessary to connect several variable gain amplifiers in series.
Another solution is offered in U.S. Patent No. 4,990,913 issued to Beauducel on February 5, 1991. The Beauducel patent discloses an ADC using a variable reference voltage. After amplification in a fixed gain amplifier, the input signals are applied to a sample and hold unit, the output of which is connected to a ADC. One of a number of possible reference voltages is selected for the ADC as a function of comparisons made between the sampled input and predetermined voltages.

Yet another solution is offered in U.S. Patent No. 5,194,865 issued to Mason et al. on March 16, 1993. The Mason et al. patent discloses an ADC having an automatic range control. The automatic range control is in the form of a peak detector which generates a reference potential corresponding to the peak amplitude of the input signal, a level shifting circuit for shifting the dc level of the input signal in accordance with the reference potential, and a ADC for converting the shifted input signal relative to the reference potential for high resolution digital output signals.

Other solutions include logarithmic ADC's and the NICAM (Near-Instantaneous Companding Audio Multiplex) system for television sound where blocks of samples are shifted with different shift factors for each block, the process being referred to as block floating point. However, the main purpose of these solutions is to lower the bit rate on the digital transmission following the ADC. These ADC's could be implemented as a high resolution ADC followed by some operation, for example, a ROM-table, to reduce the number of output bits. An inverse operation is then performed in the other end of the transmission chain. These solutions are not well suited if the goal is to simplify the ADC itself instead of decreasing the bit rate following the ADC.
-3-

**SUMMARY OF THE INVENTION**

The present invention provides a solution to the ADC dynamic range problem while avoiding the use of an automatic gain control. The invention involves rectifying an input signal and filtering the rectified input signal through a low-pass filter in the conventional manner to extract a signal envelope, but instead of including an amplifier with a variable gain, the signal envelope is used as a reference signal on the ADC.

Several embodiments are disclosed. For instance, the analog-to-digital converter circuit can further include an adder for adding the reference signal to the analog input signal as an offset and a multiplier for doubling the reference signal wherein the doubled reference signal sets the range of an analog-to-digital converter with two reference inputs.

Also, the analog-to-digital converter circuit may include a multiplier for generating a complement of the reference signal wherein the reference signal and its complement are used to set the range of an analog-to-digital converter with two reference inputs. Another embodiment enables absolute measurement of the output signal level.

Further, another embodiment is presented that keeps the gain in the signal path constant over a period of time by scaling the digital output signal with a digital reference signal, thus enabling processing which might have this feature as a requirement.

Yet another embodiment is presented which reduces the quantization error by converting the digital reference signal into an analog reference signal that is used to set the range of the wide range ADC.
BRIEF DESCRIPTION OF THE DRAWINGS

Further features of the invention, its nature and various advantages will be more apparent from the following detailed description of the invention and the accompanying drawings in which:

Figure 1 is a schematic diagram of a conventional automatic gain controlled analog-to-digital converter;

Figure 2 is a schematic diagram of a first embodiment in accordance with the present invention;

Figure 3 is a schematic diagram of a second embodiment in accordance with the present invention;

Figure 3(a) is a schematic diagram of one type of multiplier suitable for use in the embodiment of Figure 3;

Figure 3(b) is a schematic diagram of one type of summing amplifier suitable for use in the embodiment of Figure 3;

Figure 4 is a schematic diagram of a third embodiment in accordance in the present invention;

Figure 4(a) is a schematic diagram of one type of multiplier suitable for use in the embodiment of Figure 4;

Figure 5 is a schematic diagram of a fourth embodiment in accordance with the present invention; and

Figures 6 and 7 are schematic diagrams of a fifth embodiment in accordance with the present invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Figure 2 illustrates a first embodiment of the invention wherein an input signal $V_m$ is rectified by a rectifier 22 and filtered by a low-pass filter 23 to provide a reference voltage $V_{ref}$ representative of the signal envelope of the input signal $V_m$. The input signal $V_m$ is also input to an input port of the ADC 25 for conversion to a digital signal. Thus, the input signal $V_m$ is rectified and low-pass filtered as conventionally done in automatic gain control, but instead of having an amplifier
with a variable gain, the signal envelope is used as a reference signal in the analog-
to-digital conversion. The reference signal $V_{ref}$ sets the range of the ADC 25 and
the ADC 25 will adapt its range to the level of the input signal $V_{in}$. An input
sample with the same level as the reference input $V_{ref}$ will give the maximum output
code from the ADC 25. In an 8-bit converter, the maximum output code would be
255 bits. This embodiment will solve the same problem as the inclusion of an
automatic gain control but without the need of an amplifier with a variable gain.

One other advantage of the present invention is that it is easier to get it to
work over a wider dynamic range compared to a variable gain amplifier because of
the problem of making an amplifier with a gain that is variable over a wide range.

Most commercially available ADCs have two reference inputs, one
corresponds to the input level which gives the maximum output code and one that
corresponds to the input level which gives the minimum output code. One example
of a commercially available ADC is the ADC0820 from National Semiconductor
Corporation.

In the first embodiment only the maximum reference input is used for
simplicity. However, for an ADC having two reference voltage inputs, the present
invention can be implemented as shown in Figures 3 and 4.

A second embodiment is shown in Figure 3 wherein the negative reference
input of the ADC 25 is set to 0 V (ground), the positive input of the ADC 25 is set
to two times the output of the low-pass filter 23 ($2xV_{ref}$) via a multiplier 38. An
offset of $V_{ref}$ (the output of the low-pass filter 23) is added via an adder 39 to the
input signal $V_{in}$. Thus, the full range is shifted up to the range of 0 V to a
maximum value (i.e., $2xV_{ref}$), along with an upward offset of the input signal $V_{in}$.

Figure 3(a) illustrates one way to implement the multiplier 38. Here, the
multiplier 38 takes the form of an amplifier 38B the output of which is fed back
through a resistor $R_{3A}$ to the negative input of the amplifier 38B. The node joining
the negative input of the amplifier 38B and the resistor $R_{3A}$ is also connected to
ground through another resistor $R_{3C}$. The input $V_{ref}$ to the amplifier 38B is thus
subject to a gain of two $R_{38A} = R_{38C}$. It must be emphasized that there are many ways to implement such a multiplier 38, Figure 3(a) showing just one.

Figure 3(b) illustrates a summing amplifier 39 with a gain of one when all resistors indicated in Figure 3 are of equal value suitable for use in the embodiment shown in Figure 3. Any suitable summing amplifier maybe used, Figure 3(b) showing just one by way of example. In this exemplary embodiment, the two inputs $V_{ref}$ and $V_{in}$ are input through resistors $R_{39A}$ and $R_{39B}$, respectively. The outputs of the resistors $R_{39A}$ and $R_{39B}$ are joined at a node with the feedback output signal of a first amplifier 39C, which has passed through a feedback resistor $R_{39D}$. The signal at this node is input to the negative input of the amplifier 39C. The positive input of the amplifier 39C is grounded. The output of the amplifier 39C is passed through another resistor $R_{39E}$ to be combined with a feedback signal at the negative input of a second amplifier 39F. The positive input of the amplifier 39F is grounded. The feedback signal passes through a feedback resistor $R_{39O}$. The configuration of this portion of the circuit is specific to a given application and the specific design to be implemented is within the skill level of any artisan.

A third embodiment is shown in Figure 4, wherein the output of the low-pass filter serves both as a positive reference input and, after being converted to a complementary negative number (by multiplying by negative 1 via a multiplier 48) serves as a negative reference input.

Figure 4(a) illustrates one way to implement the multiplier 48. Here, the multiplier 48 takes the form of an amplifier 48A the output of which is fed back through a resistor $R_{48B}$ to the negative input of the amplifier 48A. The node joining the negative input of the amplifier 48A and the resistor $R_{48B}$ is also connected to the input signal $V_{ref}$, which has passed through another resistor $R_{48C}$. The positive input of the amplifier 48A is grounded. By this circuit structure, the input $V_{ref}$ to the amplifier 48A is thus subject to a gain of negative one. As with Figure 3(a), it must be emphasized that there are many ways to implement such a multiplier 48, Figure 4(a) showing just one.
-7-

Although the circuits shown in Figures 2, 3 and 4 will solve the problem of accommodating an input signal having a wide dynamic range, some limitations could become apparent. A disadvantage of the circuits shown in Figures 2, 3 and 4 is that it does not make an absolute measurement of the signal level. One other disadvantage is that there could be signal processing following the ADC that assumes the gain in the signal path to be constant over a period of time.

It should be noted that there are cases where this is not a problem and where the circuit in Figure 2 will work satisfactorily. One example could be a simple FM-demodulator. It should also be noted that these disadvantages also exists in the prior art shown in Figure 1.

Figure 5 shows a fourth embodiment not subject to these disadvantages in that it provides an absolute level measurement. In addition to the first ADC 55, a second ADC 56 is included to measure the reference voltage $V_{ref}$ output from the low-pass filter 23. In accordance with the present invention, the time constant in the low pass filter 23 is typically long compared to the variations in the input signal. This means that the reference voltage $V_{ref}$ will vary much slower than the input signal $V_m$. Because of this, a slower ADC could be used as the second ADC 56, which would be simpler to implement and less expensive than the first ADC 55.

The second ADC 56 will have a fixed reference level $V_{fix}$. The output $V_{ref}$ from the LP-filter 23 is a signal that follows the envelope of the input signal $V_m$ and therefore the output $D_{ref}$ of the second ADC 56 could be used as an absolute measure of the input signal level. In some applications, it might be sufficient to be able to measure the absolute level at a lower rate than the sampling rate of the first ADC 55. For example, in a cellular phone system, absolute level measurements of signal strength are used as an input to handover algorithms.

If, however, the problem with the varying gain affecting the subsequent signal processing should be solved, then each output sample $D_{out}$ would have to be scaled with the reference voltage $V_{ref}$. The embodiment shown in Figure 6 provides this capability. Just as in the fourth embodiment shown in Figure 5, an envelope signal $V_e$ from the low pass filter 23 is converted from analog to digital in a second
ADC 66. Instead of using the analog signal \( V_r \) as a reference voltage for the first ADC 65, the reference voltage \( V_{ref} \) for the first ADC 65 is provided by a Digital Signal Processor (DSP) 68 through a Digital-to-Analog Converter (DAC) 67. The DSP 68, shown in Figure 6, could be implemented as an Application Specific Integrated Circuit (ASIC). The advantage of providing the DAC 67 is explained below.

Figure 7 shows one example of how output samples could be scaled. This solution has an advantage compared to the embodiment shown in Figure 5. Specifically, the DSP 68 can include a multiplier 69, implemented in software, for scaling the digital output from of the first ADC 65. In the solution showed in Figure 5 the output from the first ADC 55 is:

\[
D_{out} = \frac{V_{in} 2^N + q_{err}}{V_r}
\]

where \( N \) is the number of bits in the first ADC 55 and the quantization error \( q_{err} = \text{round} \left( \frac{V_{in} 2^N}{V_r} \right) \frac{V_{in} 2^N}{V_r} \)

If the digital output \( D_{out} \) of the first ADC 55 would be scaled with \( D_{ref} \) (an output of ADC 56) in a way similar to the embodiment of Figure 2 to make it independent of the reference level then:

\[
D_{out, \text{scaled}} = \left( \frac{V_{in} 2^N + q_{err}}{V_r} \right) D_{ref}
\]

where \( M \) is the number of bits in the second ADC 56 and \( V_{ref} \) is its reference and \( D_{ref} = \frac{V_r 2^M + q_{err}}{V_{ref}} \)
With the quantization error in ADC2 \( q_{err2} \),

\[
q_{err2} = \frac{V_{r,2^M}}{V_{fs}} \cdot \frac{V_{r}}{V_{fs}}
\]

then \( D_{out,sc} = \left( \frac{V_{in,2^N+q_{err1}}}{V_{r}} \right) \left( \frac{V_{r,2^M+q_{err2}}}{V_{fs}} \right) \)

\[
D_{out,sc} = \frac{V_{in}}{V_{fs}} \cdot \left( \frac{V_{in,2^N}}{V_{r}} \right) q_{arr2} + q_{arr1} \cdot \left( \frac{V_{r,2^M+q_{err2}}}{V_{fs}} \right)
\]

Unfortunately the second term that depends on the quantization error from the second ADC 56, i.e. \( q_{err2} \), could not be eliminated. If the circuit shown in Figures 6 and 7 is used instead, then \( D_{out,sc} \) becomes:

\[
D_{out,sc} = \left( \frac{V_{in,2^N+q_{err1}}}{V_{ref}} \right) D_{ref}
\]

\[
V_{ref} = D_{ref} \left( \frac{V_{fs}}{2^M} \right)
\]
Then \( D_{\text{out/\text{scaled}}} = \left( \frac{V_{\text{n,2}}} {D_{\text{ref}} \left( \frac{V_{\text{ref}}}{2^n} \right)} \right) D_{\text{ref}} \)

\[ D_{\text{out/\text{scaled}}} = \frac{V_{\text{n,2}}}{V_{\text{fs}}} \cdot 2^{(N+2)q_{\text{err}}} D_{\text{ref}} \]

With \( D_{\text{ref}} = \frac{V_{\text{r,2}}}{V_{\text{fs}}} \cdot 2^{2M+q_{\text{err}}}; \quad D_{r} = D_{\text{ref}} \)

Then \( D_{\text{out/\text{scaled}}} = \frac{V_{\text{n,2}}}{V_{\text{fs}}} \cdot 2^{(N+2)q_{\text{err}}} \left( \frac{V_{\text{r,2}}}{V_{\text{fs}}} \cdot 2^{2M+q_{\text{err}}} \right) \)

This means that the second term that depended on the quantization error from the second ADC 66 could be eliminated in the scaled output \( D_{\text{out/\text{scaled}}} \). In other words, instead of using the unquantized voltage \( V_{\text{r}} \) as a reference signal to the first ADC 65 and then scale \( D_{\text{out}} \) with its quantized value \( D_{\text{ref}} \) it is better to use the quantized voltage \( V_{\text{ref}} \) which corresponds exactly to \( D_{\text{ref}} \) without quantization error.

No extra error will then be introduced even if the extracted signal envelope \( V_{\text{r}} \) varies in the time between each digital sample \( D_{r} \). This could also be important if the sample rate of the second ADC 66 is lower than the sample rate of the first ADC 65. The output \( D_{\text{out/\text{scaled}}} \) is still scaled with exactly the same reference that is used to set the range of the first ADC 65. If the digital sample \( D_{r} \) is going to be used as a measure of absolute signal strength, it would however have the quantization error \( q_{\text{err}} \).

In an implementation of the embodiment showed in Figures 6 and 7, the second ADC 66 could be of a type that includes a DAC, for example a successive
approximation converter. In this case it would be possible to get the quantized voltage $V_{ref}$ directly from the second ADC 66. It should be noted that a converter implemented like the one in Figures 6 and 7 will have a dynamic range of $N + M$ bits. The quantization error however will be like that of $N$ bit converter. It should also be noted that, with a different algorithm in the DSP 68 shown in Figure 7 and without a low pass filter, the results of the circuit described in Beauducel patent, could be emulated. In this case the sample rate of the two ADCs would have to be equal.

One skilled in the art will appreciate that the present invention can be practiced by other than the above-described embodiments which are presented for purposes of illustration and not of limitation. The scope of the invention should be measured by the claims appended hereto.
CLAIMS:

1. An analog-to-digital converter circuit, comprising:
   a rectifier for rectifying an analog input signal;
   a filter operatively connected to said rectifier for filtering a rectified
   analog signal output from said rectifier to provide a reference signal; and
   a first analog-to-digital converter for converting said analog input
   signal into a digital signal within a range, said range being dynamically set in
   accordance with said reference signal provided by said filter.

   5  2. An analog-to-digital converter circuit in accordance with claim 1,
   wherein said filter is a low-pass filter.

   3. An analog-to-digital converter circuit in accordance with claim 1,
   further comprising an adder for adding said reference signal to said analog input
   signal as an offset and a multiplier for doubling said reference signal, said doubled
   reference signal being used for setting a range of said first analog-to-digital
   converter.

   4. An analog-to-digital converter circuit in accordance with claim 1,
   further comprising a multiplier for generating a complement of said reference
   signal, wherein said reference signal and said complement of said reference signal
   are used for setting a range of said first analog-to-digital converter.

   5. An analog-to-digital converter circuit in accordance with claim 1,
   further comprising a second analog-to-digital converter for converting said reference
   signal into a digital reference signal.

   6. An analog-to-digital converter circuit in accordance with claim 1,
   further comprising:
a second analog-to-digital converter for converting said reference signal into a digital reference signal; and
means for multiplying said digital reference signal with said digital signal output from said first analog-to-digital converter to scale said digital signal.

7. An analog-to-digital converter circuit in accordance with claim 1, further comprising:
a second analog-to-digital converter for converting said reference signal into a digital reference signal;
a digital-to-analog converter for converting said digital reference signal into a second analog reference signal, said second analog reference signal being used for setting a range of said first analog-to-digital converter; and
means for multiplying said digital reference signal with said digital signal output from said first analog-to-digital converter to scale said digital signal.
**INTERNATIONAL SEARCH REPORT**

**A. CLASSIFICATION OF SUBJECT MATTER**

IPC 6 403M1/18

According to International Patent Classification (IPC) or to both national classification and IPC

**B. FIELDS SEARCHED**

Minimum documentation searched (classification system followed by classification symbols)

IPC 6 H03M

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

**C. DOCUMENTS CONSIDERED TO BE RELEVANT**

<table>
<thead>
<tr>
<th>Category</th>
<th>Citation of document, with indication, where appropriate, of the relevant passages</th>
<th>Relevant to claim No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>US,A,3 815 124 (BREWER) 4 June 1974 see column 1, line 54 - column 6, line 24</td>
<td>1,2,7</td>
</tr>
<tr>
<td>A</td>
<td>PATENT ABSTRACTS OF JAPAN vol. 011 no. 220 (E-524), 16 July 1987 &amp; JP,A,85 178947 (NEC) 19 February 1987, see abstract</td>
<td>1-3</td>
</tr>
<tr>
<td>A</td>
<td>US,A,3 411 153 (STEELE) 12 November 1968 see abstract</td>
<td>1</td>
</tr>
<tr>
<td>A</td>
<td>US,A,2 967 292 (EISNER) 3 January 1961</td>
<td></td>
</tr>
<tr>
<td>A</td>
<td>US,A,5 194 865 (MASON) 16 March 1993</td>
<td></td>
</tr>
<tr>
<td>A</td>
<td>EP,A,0 452 805 (NOKIA) 23 October 1991</td>
<td></td>
</tr>
</tbody>
</table>

Further documents are listed in the continuation of box C. Patent family members are listed in annex.

**Date of the actual completion of the international search**

7 May 1996

**Date of mailing of the international search report**

14.05.96

**Name and mailing address of the ISA**

European Patent Office, P.B. 5118 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax (+31-70) 340-3016

Authorized officer

Guivol, Y

Form PCT/ISA/218 (second sheet) (July 1992)
<table>
<thead>
<tr>
<th>Patent document cited in search report</th>
<th>Publication date</th>
<th>Patent family member(s)</th>
<th>Publication date</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>FR-A,B 2214201</td>
<td>09-08-74</td>
</tr>
<tr>
<td></td>
<td></td>
<td>JP-A- 49106271</td>
<td>08-10-74</td>
</tr>
<tr>
<td>US-A-2967292</td>
<td>03-01-61</td>
<td>NONE</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>JP-A- 6224761</td>
<td>12-08-94</td>
</tr>
</tbody>
</table>