

US 20040048477A1

(19) United States (12) Patent Application Publication (10) Pub. No.: US 2004/0048477 A1

Saito et al.

(54) METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE

(76) Inventors: Go Saito, Yamaguchi (JP); Hiroaki Ishimura, Yamaguchi (JP); Yutaka Kudoh, Yamaguchi (JP); Masamichi Sakaguchi, Yamaguchi (JP); Kazuo Takata, Yamaguchi (JP)

> Correspondence Address: ANTONELLI, TERRY, STOUT & KRAUS, LLP 1300 NORTH SEVENTEENTH STREET SUITE 1800 ARLINGTON, VA 22209-9889 (US)

- (21) Appl. No.: 10/658,393
- (22) Filed: Sep. 10, 2003

(43) Pub. Date: Mar. 11, 2004

Related U.S. Application Data


(63) Continuation of application No. 10/216,720, filed on Aug. 13, 2002.

Publication Classification

(51)	Int. Cl. ⁷	
(52)	U.S. Cl.	

(57) ABSTRACT

A method for manufacturing a semiconductor device comprises etching a semiconductor substrate having an insulation film as mask using a mixed gas composed of HBr and CHF3, thereby having a reaction product composed of the semiconductor substrate and reaction gas to be adhered gradually on the side walls of the mask, and as a result creating a trench having a sufficient roundness formed to the upper end portion thereof.



11 12

13








Fig. 1













Fig. 4



1

METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE

FIELD OF THE INVENTION

[0001] The present invention relates to a method for manufacturing a semiconductor device, and especially relates to a manufacturing method for creating a trench on a semiconductor substrate using plasma.

DESCRIPTION OF THE RELATED ART

[0002] Along with the advance in the integration of semiconductor devices, it has become indispensable to reduce the element isolation distance utilizing trench isolation technology, which is a technique for isolating elements in a semiconductor device. According to trench isolation, a trench is formed on the semiconductor substrate, but if the upper surface of the semiconductor substrate, the side walls of the trench and the bottom surface of the trench are joined linearly, it is known that electric field concentration occurs at the joints (end regions). It is considered that crystal defect at the end region and unevenness of the padoxide film are the causes of such electric field concentration. This problem can be solved by rounding off the upper end portion and the lower end portion of the trench.

[0003] For example, Japanese Patent Laid-Open Provisional Publication No. 2001-345375 discloses rounding off the upper end portion of the trench using reactive gas containing HBr and CF4 with a remaining resist mask layer used as the mask.

[0004] According to the above example where the resist is used as the mask for rounding off the upper end of the trench in processing the semiconductor substrate, consideration is made on the possible contamination of the semiconductor substrate caused by the resist which may affect the semiconductor characteristics, so in some cases after using the resist as mask to process the insulating layer on the semiconductor substrate, the resist is removed and the insulation layer is used as the mask to form the trench on the semiconductor substrate. According to such example, however, it is difficult to create a sufficient roundness to the upper end portion of the trench when an etching gas selected in expectation of the reaction product with the resist is used.

SUMMARY OF THE INVENTION

[0005] The object of the present invention is to solve the problems of the prior art. The present invention provides a method for manufacturing a semiconductor device comprising forming openings to the insulation layer using a resist as the mask, removing the resist, and processing the semiconductor substrate utilizing the insulation layer as the mask to create a sufficient roundness to the upper end of the trench of the semiconductor substrate.

[0006] In order to solve the prior art problems, the present invention utilizes a surface processing device comprising a vacuum chamber, a means for generating plasma within the chamber, a sample stage onto which the sample receiving surface processing using plasma is mounted, and a power source for applying high frequency voltage to the sample stage, wherein a semiconductor substrate having an insulation layer as mask is etched using mixed gas including HBr gas and CHF3 gas, the reaction product thereof being

adhered to the side walls of the pattern, and then performing fine etching of the adhered side walls so as to create a rounding having sufficient size to the upper end of the trench.

BRIEF DESCRIPTION OF THE DRAWINGS

[0007] FIG. 1 illustrates the outline of the etching device utilized in the explanation of the embodiment of the present invention;

[0008] FIG. 2 is a cross-sectional view illustrating the main portion of the semiconductor substrate explaining the embodiment of the present invention;

[0009] FIG. **3** is a cross-sectional view illustrating the main portion of the semiconductor substrate explaining another embodiment of the present invention; and

[0010] FIG. 4 is a cross-sectional view illustrating the main portion of the semiconductor substrate explaining another embodiment of the present invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

[0011] A preferred embodiment of the present invention will now be explained with reference to FIGS. 1 and 2.

[0012] FIG. 1 illustrates in detail the plasma generation unit of the plasma processing device. The present embodiment utilizes UHF waves and magnetic field as means for generating plasma. According to FIG. 1, reference number 1 denotes an antenna for introducing the UHF waves, 2 denotes a solenoid coil for generating a magnetic field, 3 denotes a UHF wave transmission window (such as a silica plate), 4 denotes a vacuum chamber, 5 denotes a sample stage for mounting a sample which is a wafer, 6 denotes a driving mechanism for moving the stage up and down, 7 denotes a high frequency power source for applying high frequency bias voltage to the sample stage during plasma treatment such as etching, and 8 denotes a static attraction power source for statically attracting and supporting the wafer mounted on the sample stage. In the interior of the vacuum chamber 4, an earth electrode 9 being a ground potential member is disposed near the sample stage 5 also being an electrode. The earth electrode 9 is set to ground potential, which is mounted to the inner side of the vacuum chamber 4 functioning so as to secure the electrical conductivity between the vacuum chamber 4 and plasma 10.

[0013] According to this device, when providing an etching treatment to a wafer (sample), process gas is introduced to the interior of the vacuum chamber **4** which is evacuated by a vacuum pump (not shown) and a turbo molecular pump (not shown). The pressure within the vacuum chamber is adjusted by a variable valve (not shown), and then UHF waves are introduced to the interior of the chamber using the antenna **1**.

[0014] By the function of the magnetic field created by the solenoid coil 2 wound around the exterior of the vacuum chamber 4 and the UHF waves introduced by the antenna 1 through the UHF wave transmission window 3, the electrons within the process gas receive energy efficiently, thereby generating a high-density plasma 10 by electron cyclotron resonance (hereinafter abbreviated ECR). After the plasma 10 is generated, the static attraction power source 8 outputs

DC voltage for attracting the wafer on the sample stage 5. After the wafer is attracted on the stage 5, high frequency bias voltage is output from the high frequency power source 7 to start the processing.

[0015] FIG. 2 illustrates a method for manufacturing the semiconductor device according to a preferred embodiment of the present invention utilizing the device shown in FIG. 1.

[0016] The preferred embodiment of the present invention will now be explained with reference to **FIG. 2**.

[0017] As shown in FIG. 2, a resist 15 is already patterned corresponding to exposure regions. The patterned resist 15 is used as a pattern to perform etching to a mask composed of a pad oxide film 12 and a silicon nitride 11 using a dedicated etching device. Thereafter, a separate ashing device is used to remove the resist, and then either the above-mentioned etching device or another etching device is used to etch the silicon substrate 13 using a mixed gas including CHF3 and HBr as etching gas.

[0018] A first etching is performed for 15 seconds with the etching conditions set so that the pressure is 2.0 Pa and the gas flow ratio of HBr/CHF3 at this time is substantially 5/1 (the ratio of the amount of CHF3 gas against HBr gas being approximately 20%), while adding approximately 3 mL/min of O₂ gas for controlling the reaction product on the wafer surface. Thereafter, a second etching is performed utilizing CL2, O₂ and HBr gas to form the main trench portion.

[0019] During the first etching, a reaction product caused by silicon substrate 13 and etching gas is gradually adhered onto the side surfaces of the mask as side walls 14. At this time, the silicon substrate 13 is anisotropically etched, thus the finished cross-section has a forward taper shape.

[0020] The shape of the forward taper can be controlled by adjusting the added O2 gas, the total gas flow, the pressure and so on.

[0021] Thereafter, the second etching is performed to realize element isolation. At this time, the side walls **14** created (adhered) by the first etching is also somewhat etched, so the upper end portion projecting in the element isolation region is also etched, thus being connected smoothly with the second etched portion.

[0022] If it is not desirable to greatly etch the upper end projecting in the element isolation region, a mixed gas including HBr, O_2 and CF4 can be used to form the main trench portion.

[0023] Next, **FIG. 3** is referred to in explaining the example where it is preferable to etch greatly the upper end projected in the element isolation region.

[0024] The embodiment illustrated in FIG. 3 is different from that of FIG. 2 in that according to FIG. 3, the first etching time is reduced from approximately 15 seconds to about 5 seconds (the wafer bias unchanged, which is approximately 100W), and then after reducing the wafer bias from approximately 100W to 20W, performing etching for about 10 seconds. According to such etching conditions and etching steps, it is possible to vary the angle of the taper and to provide roundness in a more aggressive manner.

[0025] Moreover, since it is desirable to provide sufficient roundness to the lower end of the trench, it is possible to etch the bottom portion of the trench by adjusting the power supplied by the high frequency power source or by utilizing HBr, O_2 and CF4 gas.

[0026] Next, with reference to **FIG. 4**, the etching process performed to provide roundness to the bottom surface of the trench portion will be explained.

[0027] According to the embodiment of FIG. 4, at approximately 80-90% of the desired trench depth, the wafer bias is reduced from approximately 100W to 20W before performing further etching, thus creating a sufficient roundness.

[0028] As explained, the present embodiment enables to create a sufficient roundness to the upper end portion of the trench formed to the semiconductor substrate without having to perform processes other than etching, such as deposition and thermal oxidation, to the semiconductor device.

[0029] Although the present embodiment is explained where UHF waves and magnetic field are used as means for generating plasma, but the present invention is not limited to such example. In other words, the present invention can not only be applied to ECR plasma systems, but also to semiconductor devices utilizing other plasma systems such as RF plasma.

[0030] According to the present invention, by processing a resist as a mask, removing the resist, and utilizing an insulation film as mask on the semiconductor substrate when etching the substrate so that the reaction product is adhered on the side walls of the mask, a sufficient roundness is created to the upper end portion of the trench.

1. A method for manufacturing a semiconductor device comprising the steps of:

- forming a multilayer film including an insulation film on a semiconductor substrate;
- forming a resist mask by patterning a resist applied on said multilayer film;
- etching said multilayer film using said resist mask;
- removing said resist mask after completing said etching; and
- processing said semiconductor substrate to create a trench utilizing said multilayer film having removed said resist as mask.

2. A method for manufacturing a semiconductor device comprising forming a multilayer film including an insulation film on a semiconductor substrate, subsequently patterning a resist to create a resist mask, subsequently etching said multilayer film, subsequently removing said resist mask, and subsequently processing said semiconductor substrate to create a trench utilizing as mask said multilayer film having removed of said resist mask.

3. A method for manufacturing a semiconductor device comprising the steps of:

- forming a mask layer having openings corresponding to element isolation regions on a semiconductor substrate;
- etching said semiconductor substrate utilizing said mask layer as mask to form upper end portions of a trench in tapered shape; and
- etching said semiconductor substrate utilizing said mask layer as mask to form the main trench portion.

* * * * *