(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau

(43) International Publication Date
19 May 2022 (19.05.2022)

WIPO | PCT

(10) International Publication Number
WO 2022/103608 A1

(51) International Patent Classification:
G01S 13/02 (2006.01)

(21) International Application Number:
PCT/US2021/057500

(22) International Filing Date:
01 November 2021 (01.11.2021)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
17/094,338 10 November 2020 (10.11.2020) US

(63) Related by continuation (CON) or continuation-in-part (CIP) to earlier application:
US 17/094,338 (CON)
Filed on 10 November 2020 (10.11.2020)

(71) Applicant: **TEXAS INSTRUMENTS INCORPORATED** [US/US]; P.O. Box 655474, Mail Station 3999, Dallas, TX 75265-5474 (US).

(72) Inventor: **SINGH, Jasbir**; D-1106, Purva 270, CV Raman Nagar, Bengaluru 560093 (IN).

(74) Agent: **ABRAHAM, Ebby** et al.; Texas Instruments Incorporated, P.O. Box 655474, Mail Station 3999, Dallas, TX 75265-5474 (US).

(81) Designated States *(unless otherwise indicated, for every kind of national protection available)*: AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, IT, JO, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO,

(54) Title: A BEAMFORMING HARDWARE ACCELERATOR FOR RADAR SYSTEMS




FIG. 7

(57) Abstract: A non-transitory computer-readable medium stores instructions that cause processors to obtain an NxM range matrix comprising radar data indexed by velocity and antenna and an MxS steering matrix comprising expected phases indexed by antenna and hypothesis angle. For each unique XxY range slice corresponding to a particular set of X velocities, processors store the particular range slice in a first buffer (720). For each unique YxZ steering slice corresponding to a particular set of Y antenna, processors store the particular steering slice in a second buffer (735). The processors perform beamforming operations on the range, steering, and intermediate slices, storing the result in a third buffer (780) as the intermediate slice. After each steering and range slice for the particular set of X velocities has been iterated through, the processors store the intermediate slice as a beamforming slice for the particular set of X velocities and the hypothesis angles.

WO 2022/103608 A1

[Continued on next page]

NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, WS, ZA, ZM, ZW.

(84) **Designated States** *(unless otherwise indicated, for every kind of regional protection available)*: ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

Declarations under Rule 4.17:

— *as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii))*

— *as to the applicant's entitlement to claim the priority of the earlier application (Rule 4.17(iii))*

Published:

— *with international search report (Art. 21(3))*

A BEAMFORMING HARDWARE ACCELERATOR FOR RADAR SYSTEMS

BACKGROUND

[0001] Some radar systems use beamforming to determine the angle of arrival of objects in the field of view. A radar system implementing beamforming first performs a range fast Fourier transform (FFT) and a Doppler FFT, resulting in a three-dimensional (3D) matrix made up of a set of two-dimensional (2D) range matrices. Each 2D range matrix corresponds to a particular range of distances between a target object and the radar system, called a range bin, and includes ranges of velocities for the target object, called a velocity bin, by antenna combination. The radar system performs beamforming analysis to determine which hypothesis angle from a set of hypothesis angles, represented by steering vectors, most closely aligns with the target object's angle of arrival. To test the set of hypothesis angles, each row of each 2D range matrix in the 3D data matrix is multiplied by each steering vector, and the resulting spectra is summed. If a particular hypothesis angle corresponds to the actual angle of arrival for a target object, the resulting spectra sums constructively; if not, the resulting spectra sums destructively.

[0002] Multiplying each row of each 2D range matrix by each steering vector causes each row and each steering vector to be fetched and re-fetched multiple times over the course of the beamforming analysis. These vector multiplications are further complicated by the combination of row-wise and column-wise operations, which cause the 2D range matrix to be transposed multiple times during beamforming analysis. Thus, the total number of operations involved in beamforming analysis is quite high, causing it to be resource intensive for radar systems to perform.

[0003] To illustrate, an example radar system calculates 256 range bins, 256 velocity bins, and 16 hypothesis angles. The radar system performs 12 operations to test each hypothesis angle. In total, the radar system performs more than 12 million operations over the course of beamforming analysis to determine angles of arrival for objects in the radar system's field of view. A signal processor able to perform these operations is resource intensive in area of the semiconductor die, calculation time, memory space, and the like. Some radar systems decrease the number of hypothesis angles to reduce the number of beamforming operations, which also decreases the systems' angular resolution. Some radar systems decrease their update rates to allow additional

processing time for beamforming operations, which decreases the reaction time for the systems to respond to objects in the field of view.

SUMMARY

[0004] An apparatus comprises one or more processor cores and one or more non-transitory computer-readable mediums storing machine instructions which, when executed by the one or more processor cores, cause the one or more processor cores to obtain a data matrix and iteratively, store a data slice from the data matrix in a data buffer. The data slice comprises a unique portion of the data matrix. The processor cores perform correlation operations on the data slice in the data buffer to obtain a calculated data slice for the data slice and store the calculated data slice. In some implementations, the correlation operations cause the processor cores to multiple and sum the data slice, a reference matrix, and an intermediate slice. The processor cores iteratively store a reference slice from the reference matrix in a second data buffer. Each reference slice comprises a unique portion of the reference matrix corresponding to an indexing range included in the data slice. The processors multiply the reference slice and the data slice, sum the result and the intermediate slice, and store the result as the intermediate slice.

[0005] The apparatus can further comprise a hardware accelerator (HWA) that comprises a first address generator, the data buffer, a first selector logic circuit (SLC), a multiplier and accumulator (MAC), a second SLC, a second data buffer, a third SLC, and a second address generator. The first address generator generates an address for the data slice such that it comprises the unique portion of the data matrix and provides the address to a memory interface system. The data buffer stores the data slice. The first SLC selectively outputs a transposed data slice. The MAC performs vector multiplications using the transposed data slice and sums a multiplication result and an intermediate slice from a second data buffer.

[0006] The second SLC selectively outputs one of the transposed data slice, the multiplication result, and a summation result. The second data buffer stores the output of the second SLC. The third SLC selectively outputs a calculated data slice, which comprises a transposed summation result. The second address generator generates an address for the calculated data slice, such that each calculated data slice comprises a unique portion of a calculated data matrix, and provides the address for the calculated data slice to the memory interface system.

[0007] The HWA can further comprise a third address generator, a third data buffer, and a fourth SLC. The third address generator generates an address for a reference slice in a reference matrix,

such that each reference slice comprises a unique portion of the reference matrix, and provides the address for the reference slice to the memory interface system. The third data buffer stores the reference slice from the memory interface system. The fourth SLC outputs the reference slice to the MAC, which multiplies the transposed data slice by the reference slice.

[0008] In some implementations, the data matrix comprises a range matrix from a radar circuit, which corresponds to a range bin and includes data from the radar circuit indexed by velocity bin and antenna combination. Each data slice comprises a matrix indexed by velocity bin and antenna combination. The reference matrix comprises a steering matrix of steering vectors indexed by antenna combination and hypothesis angle. Each calculated data slice is stored using a steering vector index and a velocity bin index, such that a particular calculated data slice is stored at a memory location corresponding to a steering vector index of the corresponding particular steering vector and a velocity bin index of a corresponding particular range slice.

BRIEF DESCRIPTION OF THE DRAWINGS

[0009] For a detailed description of various examples, reference will now be made to the accompanying drawings in which:

[0010] FIG. 1 illustrates an automobile equipped with multiple radar systems for distance and angle of arrival determination.

[0011] FIG. 2 is a block diagram of an example radar system.

[0012] FIG. 3 illustrates, in flow chart form, an example method for processing signals received from a radar system.

[0013] FIG. 4 illustrates an example beamforming processing flow for data received from a radar system.

[0014] FIG. 5 illustrates an example data addressing flow for data input to and output from a beamforming engine.

[0015] FIGS. 6A-B illustrate count values and indexing values for a range matrix input to a beamforming process.

[0016] FIG. 7 is a block diagram of an example beamforming hardware accelerator.

[0017] FIG. 8 illustrates, in flow chart form, example methods for processing signals received from a time division multiplexing (TDM) multiple-input, multiple-output (MIMO) radar system.

[0018] FIGS. 9A-B illustrate an example beamforming processing flow including transmitter decoding for data received from a TDM-MIMO radar system.

[0019] FIG. 10 illustrates an example data addressing flow for data input to and output from a beamforming engine.

DETAILED DESCRIPTION OF EXAMPLE EMBODIMENTS

[0020] The beamforming HWAs described herein perform beamforming analysis for a radar system without decreasing the angular resolution or the update rate of the radar system. The described beamforming HWAs divide the data indexed by range, velocity, and antenna combination into a set of 2D range matrices, each of which corresponds to a particular range bin and includes velocity data indexed by antenna combination. Each 2D range matrix is further divided into range slices, unique partial matrices corresponding to particular velocity bins and antenna combinations that together make up the 2D range matrix. The beamforming HWAs store a range slice in a data buffer and perform beamforming operations on the range slice in the data buffer. The resulting slice of beamforming data is stored as part of a larger beamforming matrix corresponding to the 2D range matrix. The beamforming HWAs then begin the process again with a new range slice from the 2D range matrix, until each range slice is analyzed and a complete beamforming matrix for the 2D range matrix is generated. By storing partial slices of the data and performing beamforming operations on each partial slice sequentially, the beamforming HWAs decrease the number of times data is fetched and re-fetched from memory.

[0021] An address generator generates an address for the range slice and provides it to a memory interface, which loads the range slice at the specified address into the data buffer. The address generator ensures each successive range slice is unique and the entire 2D range matrix is analyzed. A selector logic circuit coupled to the data buffer transposes the range slice data to perform row-wise and column-wise operations, decreasing the number of operations dedicated to data transposition. Similarly, a second address generator generates an address for the beamforming slice and provides it to the memory interface, which stores the beamforming slice at the specified address. The second address generator ensures each successive beamforming slice is stored at an appropriate location in the memory, without overwriting previously calculated beamforming slices and indexing the beamforming slices based on the velocity bins of the corresponding range slices.

[0022] The beamforming operations performed on the range slice can include multiplying the range slice by a steering matrix of steering vectors corresponding to hypothesis angles and summing the result with an intermediate slice corresponding to the same velocity bins. The beamforming HWAs can divide the steering matrix into steering slices, unique partial matrices corresponding to

particular antenna combinations and hypothesis angles that together make up the steering matrix. The beamforming HWAs store a steering slice in a second data buffer and output the steering slice and the range slice to a multiplier and accumulator unit (MAC). A third address generator generates an address for the steering slice and provides it to the memory interface, which loads the steering slice at the specified address into the second data buffer. The third address generator ensures each successive steering slice is unique and the entire steering matrix is used. A selector logic circuit coupled to the second data buffer transposes the steering slice to perform row-wise and column-wise operations.

[0023] The MAC receives the range and steering slices and multiplies the two slices together, summing the result with intermediate data corresponding to other antenna combinations for the same particular velocity bins and hypothesis angles and generating beamforming data. The beamforming HWAs can perform a magnitude or a log magnitude operation on the beamforming data and store it in a third data buffer. A selector logic circuit and the second address generator can transpose the finalized beamforming slice and store it as part of the beamforming matrix.

[0024] FIG. 1 is an illustration of an automobile 100 equipped with multiple radar systems 110, 112 for distance and angle of arrival determination. High resolution 77 GigaHerz (GHz) automotive radar systems have been developed to improve driving comfort and safety by measuring the distance from the vehicle to surrounding objects. These distances may be used to instruct a central controller to react appropriately in various driving scenarios, such as parking assistance or collision avoidance. Some vehicles may have a single radar system 110 that may be used for tasks such as adaptive cruise control, object warning, automatic braking, etc., for example. Some vehicles may have several radar systems, e.g., one in front 110 and one in back 112.

[0025] Some vehicles may have several systems in front, several systems in back, and systems on the left and right side. For example, a vehicle may have three systems in front in which one faces straight ahead and the other two are angled to the left and right, three in back in which one faces straight back and two are angled to the left and right, and one on the left side and one on the right side, as shown in FIG. 1. Some radar systems, called MIMO radar systems, use multiple transmitter antennas and multiple receiver antennas to improve the resolution of the radar system in determining the angle of arrival. Some MIMO radar systems use TDM to distinguish between chirp signals from different transmitter antennas.

[0026] In order to determine the distance and angle of arrival from the radar system to a target

object, e.g., for parking assistance, a signal received from the radar system front end is usually processed via a flow of signal processing steps, including Doppler correction and beamforming. Doppler correction compensates for phase differences due to the movement of a target object between transmission of a first chirp signal and a second chirp signal. If left uncorrected, Doppler shift from the target object's radial velocity can introduce error in the distance and angle of arrival determinations. Receiver beamforming estimates the angle of arrival by comparing phases of the received signals to the expected signal phases for an object arriving from a hypothesis angle. The beamforming operations can test a set of unique hypothesis angles, the number of which is chosen based on the desired angle of arrival resolution and other capabilities of the radar system.

[0027] FIG. 2 is a block diagram of an example radar system 200. Radar system 200 may be used in a vehicle, such as automobile 100 of FIG. 1. In this example, radar system 200 includes a radar sensor circuit 210, a central processor unit (CPU) core 230, a display 240, and storage 250. Radar sensor circuit 210 includes a transmitter 220 that drives an antenna array 221 of one or more transmitter (TX) antennas. A receiver 222 receives signals from an antenna array 223 of one or more receiver (RX) antennas. A baseband module 224 amplifies and filters the received signals that are reflected from objects in the path of the transmitted chirp signals. In this example radar system, transmitter 220 operates in the 77 GHz region and produces a frequency modulated continuous wave (FMCW) signal. The continuous wave signal is frequency modulated to form a series of chirps using a local oscillator (LO) 225. In example radar system 200, the TX antenna array 221 and RX antenna array 223 are stationary. In other examples, the antenna arrays may be configured to transmit and receive across a range of area, such as by mechanical movement.

[0028] FMCW radar, also referred to as continuous-wave frequency-modulated (CWFM) radar, is capable of determining distance, velocity, and angle of arrival. In a FMCW system, the transmitted chirp signal of a known stable frequency continuous wave varies up and down in frequency over a fixed period of time by a modulating signal. Received reflections are then mixed with the transmitted chirp signal to produce a received beat signal, which will give the distance, velocity, and angle of arrival for the target object after signal processing. Frequency differences between the received reflections and the transmitted chirp signal increase with delay and are therefore proportional to distance.

[0029] The phase differences between the received reflections across consecutive chirps allow the velocity of target objects to be computed. The phase differences between the received reflections at

a first receiver antenna and the received reflections at a second receiver antenna allow the angle of arrival of target objects to be computed. Thus with an FMCW radar system, the distance between the target object and the radar system, relative velocity of the target object, relative angle of the target object and the like can be calculated.

[0030] During normal operation, linear frequency chirps are transmitted, and reflected signals are received. The receiver and transmitter are arranged as a homodyne system so that the received reflections are down-converted directly into the baseband in receiver 222 using a copy of the transmitted signal from LO 225. The baseband signals are then filtered and amplified by filters and variable gain amplifiers by baseband module 224. After converting the baseband signals into the digital domain, time domain to frequency domain transforms such as fast Fourier transforms (FFTs) may be applied and other signal processing performed in order to determine the distance, velocity, and angle of arrival between the target object and the radar system 200.

[0031] CPU core 230 comprises one or more CPU cores, digital signal processors, application specific integrated circuits, and the like. The term "CPU core" (singular) is used herein to refer to either a single or multiple CPU cores, and to broadly describe central processing units, digital signal processors, application specific integrated circuits, and the like. CPU core 230 includes a chirp timing controller module 231 that receives a stream of data from receiver antenna array 223 via an analog to digital converter (ADC) 237 and performs chirp generation and control of the transmitter via a digital to analog converter (DAC) 235. A varying voltage tuning control signal from DAC 235 is used to control LO 225. CPU core 230 also includes a signal processor core 232 that may perform signal processing for determining a velocity, an angle of arrival, distance between the target object and radar system 100, and the like.

[0032] Signal processor core 232 can provide the determined values to display 240 and/or communicate with other systems via a network interface 233. Network 233 may include various combinations of local area networks (LANs), wide area networks (WANs), the internet and/or other known or later developed wired or wireless communication mechanisms, for example. Storage 250 may be used to store instructions and data received from antenna 223 or signal processor core 232. Storage 250 may be any appropriate storage medium, such as a static random access memory (SRAM).

[0033] FIG. 3 illustrates, in flow chart form, an example process 300 for beamforming analysis. The process shown in FIG. 3 is performed by a processing unit executing instructions stored in a

non-transitory computer-readable medium, such as signal processor core 232 executing instructions stored in storage 250 from radar system 200 shown in FIG. 2. In some examples, steps 340, 350, and 360 are performed by a beamforming engine or a beamforming HWA and indicated as beamformer operations 370. First, at step 310, the processing unit performs a range FFT on sampled data matrix 305, for example data from radar sensor circuit 210 sampled by ADC 237. Sampled data matrix 305 is a three dimensional (3D) matrix including sampled data values from received beat signals indexed by antenna combination over time, (antenna combination x sample x time).

[0034] After the processing unit performs the range FFT, the resulting 3D range matrix 315 includes sampled data values sorted into range bins representing ranges of distances between a target object and the radar sensor circuit indexed by antenna combination over time, (antenna combination x range bin x time). At step 320, range matrix 315 is transposed, such that the resulting transposed 3D range matrix 325 is indexed by antenna combination and range bin, (antenna combination x time x range bin). At step 330, the processing unit performs a Doppler FFT on the transposed 3D range matrix 325. The resulting 3D Doppler matrix 335 includes data values sorted into velocity bins representing ranges of velocities for a target object indexed by antenna combination and range bin, (antenna combination x velocity bin x range bin).

[0035] At step 340, the Doppler matrix 335 is transposed, such that the transposed resulting 3D Doppler matrix 345 includes data values sorted by antenna combination indexed by velocity bin and range bin, (velocity bin x antenna combination x range bin). Thus, each 2D range matrix included in transposed 3D Doppler matrix 345 corresponds to a particular range bin and includes data values sorted by antenna combination and velocity bin for that particular range bin, (velocity bin x antenna combination). At step 350, the processing unit performs beamforming operations on the transposed Doppler matrix 345 to estimate the angle of arrival. At step 360, the processing unit performs a log magnitude operation to obtain 3D processed data matrix 395, which includes signal peaks in the range bin, velocity bin, and angle of arrival bin corresponding to a target object's distance, speed, and angle of arrival.

[0036] Beamforming operations at step 350 can include comparing phases of the received signals stored in the transposed Doppler matrix 345 to the expected signal phases for an object arriving from each of a set of hypothesis angles. For example as described previously herein with respect to the background, the processing unit multiplies each row, that is, velocity bin, of each 2D range matrix included in transposed 3D Doppler matrix 345 by each steering vector in a set of steering vectors,

each steering vector representing a unique hypothesis angle from the set of hypotheses angles, and sums the resulting spectra. Thus, the total number of operations for process 300 can be quite large, due to the fetches and re-fetches of each steering vector in the set of steering vectors and each row in each 2D range matrix in the transposed 3D Doppler matrix 345, the data transpositions, the vector multiplications, etc. A signal processor core capable of performing this many operations is resource intensive, both in surface area of the semiconductor die and calculation time, as well as in supplemental components such as memory.

[0037] FIG. 4 illustrates an example beamforming operation flow 400 for data received from a radar system, such as radar system 200 shown in FIG. 2. To reduce the number of times each row in each 2D range matrix 410 is fetched and re-fetched, 2D range matrix 410 is divided into range slices 420. A range slice 420 represents a unique portion of range matrix 410 corresponding to particular velocity bins and antenna combinations. Similarly, to reduce the number of times each steering vector in the 2D steering matrix 430 is fetched and re-fetched, the 2D steering matrix 430 is divided into steering slices 440. A steering slice 440 represents a unique portion of steering matrix 430 corresponding to particular antenna combinations and hypothesis angles. In this example, range slice 420 includes the data values for the first four antenna combinations in the first four velocity bins. Steering vector slice 440 includes the expected signal phase at the first four antenna combinations for the first four hypothesis angles. The range slice 420 and the steering vector slice 440 are stored in respective local data buffers before being provided to a multiplier and accumulator unit (MAC) 450. Respective selector logic circuits (SLCs) associated with the respective local data buffers can transpose each of range slice 420 and steering vector slice 440 as the range slice 420 and steering vector slice 440 are provided to MAC 450, corresponding to transpose operation 340 shown in FIG. 3 for example.

[0038] MAC 450 generates an intermediate slice 460 corresponding to the particular range slice 420 and particular steering vector slice 440. Intermediate slice 460 includes the multiplied and accumulated values for the first four antenna combinations in the first four velocity bins and the first four hypothesis angles, and can be stored in a third local data buffer. Because intermediate slice 460 does not include all antenna combinations, the range slice 420 is updated to include the data values for the next four antenna combinations in the first four velocity bins, and the steering vector slice 440 is updated to include the expected signal phase at the next four antenna combinations for the first four hypothesis angles. MAC 450 multiplies the updated range slice 420 and updated steering

vector slice 440 together and accumulates the result with the previously calculated intermediate slice 460 for the first four antenna combinations from the third local data buffer. This process continues until the MAC operation on the last slice of the first four velocity bins and the first four hypothesis angles used in this iteration is accumulated onto the intermediate slice in the third local data buffer.

[0039] The updated intermediate slice 460 includes beamforming data values for all eight antenna combinations in the first four velocity bins and the first four hypothesis angles. Now that the updated intermediate slice 460 includes all antenna combinations, the updated intermediate slice 460 is a beamforming slice 470 corresponding to the first four velocity bins and the first four hypothesis angles. Other operations can then be performed on beamforming slice 470, such as the log magnitude operation 360 shown in FIG. 3. Beamforming slice 470 can then be stored as-is or transposed before storage by a selector logic circuit. Respective address generators for range slices 420, steering vector slices 440, and beamforming slice 470 ensure that the appropriate range slice and steering vector slice are used to calculate a particular beamforming slice and that each beamforming slice is stored in an appropriate location in memory. The beamforming operation flow 400 can be repeated until every hypothesis angle is tested in every velocity bin of the 2D range matrix 410.

[0040] FIG. 5 illustrates an example data addressing flow for data input to and output from a beamforming engine. 2D range matrix 510 is included in a 3D Doppler matrix, not shown, and corresponds to a particular range bin. Each row of 2D range matrix 510 corresponds to a particular velocity bin, and each column corresponds to a particular antenna combination, (velocity bin x antenna combination). 2D range matrix 510 includes N velocity bins 515 and M antenna combinations 520, resulting in an (N x M) 2D range matrix 510. A range slice 530 includes a number of velocity bins X and a number of antenna combinations Y, resulting in an (X x Y) range slice 530. In this example, range slice 530 is a (4 x 4) matrix.

[0041] 2D steering matrix 550 includes the set of steering vectors for the hypothesis angles of the beamforming engine. Each row of 2D steering matrix 550 corresponds to an expected signal phase at a particular antenna combination, and each column corresponds to a particular steering vector and its associated hypothesis angle, (antenna combination x steering vector). 2D steering matrix includes M antenna combinations 520 and S steering vectors 545, resulting in an (M x S) matrix. A steering vector slice 550 includes a number of antenna combinations Y and a number of hypothesis angles Z, resulting in an (Y x Z) matrix.

[0042] As discussed previously herein with reference to FIG. 4 and example beamforming

operation flow 400, the appropriate range slices 530 and steering vector slices 550 are multiplied and accumulated to obtain a beamforming slice 570 corresponding to the particular X velocity bins and Z hypothesis angles represented in the range slices and steering vector slices. The process is repeated until a beamforming matrix 580 includes beamforming slices 570 for each velocity bin and each hypothesis angle. Beamforming matrix 580 includes N velocity bins 515 and S steering vectors 555, resulting in an (N x S) matrix.

[0043] FIGS. 6A-B illustrate count values and indexing values for a range matrix input to a beamforming process. FIG. 6A illustrates count values for 2D range matrix 610, which includes N velocity bins 615 and M antenna combinations 620, resulting in an (N x M) matrix. Each range slice 630 from 2D range matrix 610 includes a number of velocity bins X and a number of antenna combinations Y, resulting in an (X x Y) matrix. To ensure that each range slice 630 is unique and does not overlap with other range slices, an example indexing scheme is shown in FIG. 6B.

[0044] In FIG. 6B, an N index 660 ensures that each range slice is taken from an appropriate set of rows, that is, velocity bins, of 2D range matrix 610. Similarly, an M index 650 ensures that each range slice is taken from an appropriate set of columns, that is, antenna combinations, of 2D range matrix 610. For example, a first range slice 630A includes velocity bins 0-3 and antenna combinations 0-3 for each velocity bin. A second range slice 630B includes velocity bins 0-3 as well, but antenna combinations 4-7. An X index 670 is based on the number of antenna combinations Y in the range slice 630 and the total number of antenna combinations M 620 in 2D range matrix 610, to ensure that the N index 660 does not increment until all M antenna combinations for the particular X velocity bins are represented in a beamforming slice. An S index 680 is based on the number of steering vectors and corresponding hypothesis angles in an associated steering matrix, and resets N index 660, M index 650, and X index 670 every time it increments, such that each velocity bin and antenna combination in 2D range matrix 610 is multiplied and accumulated with each steering vector.

[0045] FIG. 7 is a block diagram of an example beamforming HWA 700. Beamforming HWA 700 includes a memory interface 705 and a load unit 710 and a store unit 790 which load from and store to a memory via memory interface 705. Beamforming HWA 700 also includes an address generator 715, a buffer 720, and an SLC 725 for loading a range slice such as range slice 530 shown in FIG. 5 from a 2D range matrix in the memory. Address generator 715 generates a look-up address for a particular range slice, for example based on the indexing scheme shown in FIG. 6B, and

provides it to load unit 710, which obtains the range slice from memory via memory interface 705 and loads it into buffer 720. A selection signal provided to SLC 725 indicates a particular row and column of buffer 720, and SLC 725 outputs the data value stored at that particular row and column, enabling the range slice to be transposed before it is used in other operations. Address generator 715 generates a second look-up address for another, different range slice, ensuring each range slice is unique and does not overlap with other range slices.

[0046] Similarly, beamforming HWA 700 also includes an address generator 730, a buffer 735, and an SLC 740 for loading a steering vector slice such as steering vector slice 550 shown in FIG. 5 from a 2D steering matrix in the memory. Address generator 730 generates a look-up address for a particular steering vector slice, for example using an indexing scheme similar to the one shown in FIG. 6B, and provides it to load unit 710, which obtains the steering vector slice from memory via memory interface 705 and loads it into buffer 735. A selection signal provided to SLC 740 indicates a particular row and column, and SLC 740 outputs the data value stored at that particular row and column, enabling the steering vector slice to be transposed before it is used in other operations. As needed, address generator 730 generates a second look-up address for another, different steering vector slice, ensuring each steering vector slice is unique and does not overlap with other steering vector slices.

[0047] A MAC 750 includes a multiplier 754 and an accumulator 758. Multiplier 754 in MAC 750 multiplies the outputs of SLCs 725 and 740 together and provides the result 744 to accumulator 758 and an SLC 760. Accumulator 758 sums the output of multiplier 754 and data 746 in buffer 780 and provides the sum 748 to SLC 760, which also receives the output 742 of SLC 725. A selection signal provided to SLC 760 indicates an operation to be performed, and SLC 760 outputs one of the multiplication result 744, summation result 748, and output 742 based on the selection signal. In one example, the selection signal indicates a transpose operation, causing SLC 760 to output the output 742 from SLC 725 and enabling transposition of the partial range slice stored in buffer 720. In another example, the selection signal indicates a vector multiplication operation, causing SLC 760 to output the multiplication result 744. In a further example, the selection signal indicates an accumulation operation, causing SLC 760 to output the summation result 748.

[0048] A magnitude circuit 770 receives the output of SLC 760, and either provides the output unchanged to buffer 780 or performs a magnitude or log magnitude operation on the output, based on the operation to be performed. For example, the magnitude circuit 770 provides the output

unchanged to buffer 780 for a transpose operation, but performs a magnitude or log magnitude operation on the output for an accumulation operation. Buffer 780 stores the output of magnitude circuit 770, the intermediate slice such as intermediate slice 460 shown in FIG. 4, for reuse by accumulator 758, for example in subsequent operations to multiply and accumulate other antenna combinations for the particular velocity bins and hypothesis angles represented by the particular range slice and steering vector slice. In response to the intermediate slice including beamforming data for all antenna combinations in the particular velocity bins and hypothesis angles, buffer 780 stores the beamforming slice corresponding to the particular velocity bins and hypothesis angles, which can then be stored more permanently in the memory.

[0049] A selection signal provided to an SLC 785 indicates a particular row and column, and SLC 785 outputs the beamforming data value stored at that particular row and column in buffer 780, enabling the beamforming slice to be transposed before it is stored in the memory. Address generator 790 generates a storage address for the beamforming slice and provides it to store unit 795, which receives the beamforming slice from selector logic circuit 785 and stores it in the memory via memory interface 705. As needed, address generator 790 generates a second storage address for another, different beamforming slice, ensuring each beamforming slice is stored in a unique memory location and does not overwrite other beamforming slices. In this example, SLCs 725, 740, 760, and 785 are multiplexers, but any appropriate SLC can be used.

[0050] FIG. 8 illustrates, in flow chart form, an example method 800 for processing signals received from a TDM-MIMO radar system. RX antennas in a TDM-MIMO radar system receive reflected signals, but do not distinguish between reflections of different TX antenna's chirp signals. The received reflections can be sorted into the different TX antenna's chirp signals through TX antenna decoding, and the signals separated by antenna combination improve the angle of arrival resolution of the TDM-MIMO radar system compared to other radar systems. In addition, the TMD-MIMO radar system performs Doppler correction on the received beat signals, to correct for phase differences between different received signals due to the time difference between a first transmitted chirp signal and a second transmitted chirp signal.

[0051] The process shown in FIG. 8 is performed by a processing unit executing instructions stored in a non-transitory computer-readable medium, such as signal processor core 232 executing instructions stored in storage 250 from radar system 200 shown in FIG. 2. In some examples, steps 830, 840, 850, 860, and 870 are performed by a beamforming engine or a beamforming HWA, such

as beamforming HWA 700 shown in FIG. 7, and indicated as beamformer operations 880. In some implementations, the beamforming HWA performing beamforming operations 880 performs steps 830, 840, and 850 in a single step 885 and steps 860 and 870 as a single step 890, as discussed further herein with reference for FIG. 9.

[0052] First, at step 810, the processing unit performs a Doppler FFT on range data 805, resulting in a Doppler matrix 815 which includes data values sorted into velocity bins indexed by RX antenna and range bin, (RX antenna x velocity bin x range bin). At step 820, the processing unit performs Doppler correction, to compensate for phase differences in received signals due to movement of a target object between transmission of a first chirp signal and transmission of a second chirp signal. The resulting corrected Doppler matrix 825 is transposed at step 830 to obtain transposed, corrected Doppler matrix 835. The transposed, corrected Doppler matrix 835 includes data values sorted by RX antenna indexed by velocity bin and range bin, (velocity bin x RX antenna x range bin).

[0053] The processing unit performs TX antenna decoding on transposed, corrected Doppler matrix 835 at step 840, which separates the received beat signals for each RX antenna into their component TX chirp signals using a set of demodulation vectors. For example, a TDM-MIMO radar system includes two RX antenna, RX0 and RX1, and three TX antenna, TX0, TX1, and TX2. Transposed, corrected Doppler matrix 835 includes the sampled data values sorted by RX0 and RX1, but does not distinguish between TX0, TX1, and TX2. After TX antenna decoding, the decoded Doppler matrix 845 includes the sampled data values sorted by RX and TX antenna combination, such as by RX0 and TX0, RX0 and TX1, RX0 and TX2, etc.

[0054] The decoded Doppler matrix 845 is transposed at step 850, resulting in a transposed, decoded Doppler matrix 855 which includes the sampled data values sorted by TX antenna. For example, transposed, decoded Doppler matrix 855 is ordered such that the received beat signals for TX0 are stored first, TX0 and RX0, and TX0 and RX1. The received beat signals for TX1 are stored next, TX1 and RX0, and TX1 and RX1. At step 860, the processing unit performs beamforming operations on the transposed, decoded Doppler matrix 855 to estimate the angle of arrival. As discussed herein with reference to FIG. 3, the beamforming operations can include multiplying each row of each range matrix included in transposed, decoded Doppler matrix 855 by a set of steering vectors and summing the resulting spectra, resulting in beamforming data matrix 865. At step 870, the processing unit performs a log magnitude operation to obtain processed data matrix 895, which includes signal peaks in the range bin, velocity bin, and angle of arrival bin corresponding to a target

object's distance, speed, and angle of arrival.

[0055] FIG. 9 illustrates an example beamforming processing flow for steps 885 and 890 for data received from a TDM-MIMO radar system. For ease of explanation, FIG. 9 is described with reference to example method 800 in FIG. 8 and beamforming HWA 700 in FIG. 7. To illustrate step 885, address generator 715, buffer 720, and SLC 725 can load a range slice 905 from corrected Doppler matrix 825 in memory. In this example, range slice 905 includes received beat signals corresponding to a particular RX antenna RX0. Address generator 715 generates a look-up address for the received beat signals corresponding to the particular range slice, buffer 720 stores them, and SLC 725 enables them to be transposed, accomplishing the transpose step 830.

[0056] Similarly, address generator 730, buffer 735, and SLC 740 can load a TX demodulation matrix 910 from the memory. Multiplier 754 in MAC 750 multiplies the outputs of SLCs 725 and 740 together to accomplish TX decoding step 840 and obtain a decoded range slice 915, which is stored unchanged in buffer 780. Address generator 790 generates a storage address for decoded range slice 915 in the memory, and SLC 785 enables decoded range slice 915 to be transposed at step 880 before it is stored in the memory as part of transposed, decoded Doppler matrix 855.

[0057] Step 890 is discussed in more detail previously herein with reference to the operation of beamforming HWA 700. To briefly illustrate step 890, address generator 715, buffer 720, and SLC 725 can load a range slice from transposed, decoded Doppler matrix 855 in memory. Address generator 715 generates a look-up address for the particular range slice, buffer 720 stores it, and SLC 725 outputs it to multiplier 754 in MAC 750. Similarly, address generator 730, buffer 735, and SLC 740 can load a steering slice from a 2D steering matrix in the memory.

[0058] In MAC 750, multiplier 754 multiplies the outputs of SLCs 725 and 740 together and provides the result to accumulator 758, which sums the result with an intermediate slice stored in buffer 780, for example, and completes beamforming step 860 to obtain the intermediate slice or, in response to the intermediate slice representing all antenna combinations for the particular velocity bins and hypothesis angles, beamforming data matrix 865. SLC 760 receives beamforming data matrix 865 from accumulator 758 and provides it to magnitude circuit 770, which performs a magnitude or log magnitude operation on beamforming data matrix 865 and completes log magnitude step 870. The resulting processed data matrix 895 is stored in buffer 780. Address generator 790 generates a storage address for processed data matrix 895 in the memory, and SLC 785 enables processed data matrix 895 to be transposed before it is stored in the memory.

[0059] FIG. 10 illustrates an example data addressing flow for data input to and output from a beamforming engine. Table 1010 illustrates the data point storage order for a 2D range matrix included in a 3D transposed Doppler matrix, such as 3D transposed Doppler matrix 345 in FIG. 3 and including data values sorted by antenna combination indexed by velocity bin and range bin, (velocity bin x antenna combination x range bin). The Doppler FFT output does not store the data values sequentially. As discussed in reference to FIG. 6B, a sample vector index such as X index 670 indicates which vectors to include in a particular range slice. Instead of beginning at zero and incrementing by one as shown in FIG. 6B, X index 670 can be modified based on the data point storage order shown in table 1010 to begin at and increment by a different number and cause the beamformer to read the data in the order shown in table 1020. The beamformer performs beamforming operations and stores the resulting beamforming slice in local data buffer 1030. Selector logic circuit 1040 allows the beamforming slice in buffer 1030 to be transposed before it is stored in memory in the order shown in table 1050.

[0060] In this example, each range slice is a (4 x 4) matrix. A first range slice 1025 the beamformer reads from memory includes vectors 1012, 1014, 1016, and 1018. The X index in this example is equal to the bit reverse variable divided by four, the number of vectors included in each range slice. This causes range slice 1025 to group the data indexes into columns. The resulting beamforming slice in buffer 1030 is indexed in the read order for range slice 1025, but selector logic circuit 1040 can transpose the beamforming slice as it is stored, such that instead of grouping the data indexes into columns, the stored beamforming slice groups the data indexes into rows.

[0061] In this description, the term “couple” or “couples” means either an indirect or direct wired or wireless connection. Thus, if a first device couples to a second device, that connection may be through a direct connection or through an indirect connection via other devices and connections. The recitation “based on” means “based at least in part on.” Therefore, if X is based on Y, X may be a function of Y and any number of other factors. The embodiments are described herein with reference to FTs and FFTs, but may be generalized to other types of time domain to frequency domain transforms such as sine and cosine transforms, and the like.

[0062] Modifications are possible in the described embodiments, and other embodiments are possible, within the scope of the claims.

CLAIMS

What is claimed is:

1. A non-transitory computer-readable medium storing instructions to:

obtain a NxM range matrix comprising data from a radar circuit, the range matrix indexed by N velocity bins and M antenna combinations and further comprising a plurality of unique XxY range slices;

obtain a MxS steering matrix comprising expected phases, the steering matrix indexed by the M antenna combinations and S hypothesis angles and further comprising a plurality of YxZ steering vector slices;

until the data for all range slices corresponding to a particular set of X velocity bins are incorporated in an intermediate slice, iteratively:

store a particular range slice corresponding to the particular set of X velocity bins and a particular set of Y antenna combinations of the M antenna combinations in a first data buffer; and

until the expected phases for the particular set of Y antenna combinations and the S hypothesis angles are incorporated in the intermediate slice, iteratively:

store a particular steering vector slice corresponding to the particular set of Y antenna combinations and a particular set of Z hypothesis angles of the S hypothesis angles in a second data buffer;

perform beamforming operations on the particular range slice, the particular steering vector slice, and the intermediate slice stored in a third data buffer to obtain a result; and

store the result in the third data buffer as the intermediate slice; and

store the intermediate slice as a beamforming slice for the particular set of X velocity bins and the S hypothesis angles.

2. The computer-readable medium of claim 1, wherein the instructions to perform beamforming operations include instructions to multiply and sum the particular range slice, the particular steering vector slice, and the intermediate slice stored in the third data buffer.

3. The computer-readable medium of claim 2, wherein the instructions to multiply and sum the particular range slice, the particular steering vector slice, and the intermediate slice include instructions to:

multiply the particular steering vector slice and the particular range slice to obtain a multiplication result; and

sum the multiplication result and the intermediate slice to obtain the result.

4. The computer-readable medium of claim 3, further comprising instructions to in response to storing a plurality of beamforming slices corresponding to all N velocity bins, generate a NxS beamforming matrix comprising the plurality of beamforming slices.

5. The computer-readable medium of claim 1, wherein the instructions to store the particular range slice in the first data buffer comprise instructions to:

generate an address for the particular range slice based on a N index and a M index, wherein the N index represents the particular set of X velocity bins to be included in the particular range slice, wherein the M index represents the particular set of Y antenna combinations to be included in the particular range slice;

increment the M index by Y in response to the result being stored in the third data buffer as the intermediate slice for all steering vector slices corresponding to the particular set of Y antenna combinations included in the particular range slice; and

increment the N index by X in response to the intermediate slice being stored as the beamforming slice.

6. The computer-readable medium of claim 5, wherein the instructions to store the particular steering vector slice in the second data buffer comprise instructions to:

generate an address for the particular steering vector slice based on the M index and a S index, wherein the S index represents the particular set of Z hypothesis angles to be included in the particular steering vector slice; and

increment the S index by Z in response to the result being stored in the third data buffer as the intermediate slice.

7. The computer-readable medium of claim 6, wherein the instructions to store the intermediate slice as the beamforming slice comprise instructions to generate an address for the beamforming slice based on the N index.

8. An apparatus, comprising:

one or more processor cores; and

one or more non-transitory computer-readable mediums storing machine instructions which, when executed by the one or more processor cores, cause the one or more processor cores to:

obtain a data matrix; and

iteratively:

store a data slice from the data matrix in a data buffer, wherein the data slice comprises a unique portion of the data matrix;

perform correlation operations on the data slice in the data buffer to obtain a calculated data slice for the data slice; and

store the calculated data slice.

9. The apparatus of claim 8, wherein the data buffer comprises a first data buffer, wherein the machine instructions to perform correlation operations cause the one or more processor cores to multiply and sum the data slice, a reference matrix, and an intermediate slice, and wherein the machine instructions to multiply and sum the data slice, the reference matrix, and the intermediate slice cause the one or more processor cores to iteratively:

store a reference slice from the reference matrix in a second data buffer, wherein the reference slice comprises a unique portion of the reference matrix corresponding to an indexing range included in the data slice;

multiply the reference slice and the data slice to obtain a result;

sum the result and the intermediate slice to obtain a portion of the calculated data slice; and

store the portion of the calculated data slice as the intermediate slice.

10. The apparatus of claim 9, further comprising a hardware accelerator (HWA), wherein the HWA comprises:

a first address generator configured to:

generate an address for the data slice, such that the data slice comprises the unique portion of the data matrix;

provide the address for the data slice to a memory interface system;

the data buffer comprising a first data buffer configured to store the data slice;

a first selector logic circuit (SLC) coupled to the first data buffer and configured to selectively output a transposed data slice;

a multiplier and accumulator (MAC) coupled to the first SLC and configured to:

perform vector multiplications using the transposed data slice; and

sum a multiplication result and an intermediate slice from a second data buffer;

a second SLC coupled to the first SLC and to the MAC and configured to selectively output one

of the transposed data slice, the multiplication result, and a summation result;

the second data buffer coupled to an output of the second SLC and configured to store the output of the second SLC;

a third SLC coupled to the second data buffer and configured to selectively output a calculated data slice, wherein the calculated data slice comprises a transposed summation result; and

a second address generator configured to:

generate an address for the calculated data slice, such that each calculated data slice comprises a unique portion of a calculated data matrix; and

provide the address for the calculated data slice to the memory interface system.

11. The apparatus of claim 10, wherein the HWA further comprises a magnitude circuit coupled between the second SLC and the second data buffer and configured to selectively:

perform a magnitude operation on the summation result to obtain calculated data, wherein the calculated data slice comprises transposed calculated data; and

output the output of the second SLC unchanged.

12. The apparatus of claim 10, wherein the HWA further comprises:

a third address generator configured to:

generate an address for a reference slice in a reference matrix, such that each reference slice comprises a unique portion of the reference matrix;

provide the address for the reference slice to the memory interface system;

a third data buffer configured to store the reference slice from the memory interface system; and

a fourth SLC coupled to the third data buffer, wherein the fourth SLC is configured to output the reference slice, wherein the MAC is further coupled to the fourth SLC and configured to multiply the transposed data slice by the reference slice.

13. The apparatus of claim 12, wherein the data matrix comprises a range matrix from a radar circuit, wherein the range matrix corresponds to a range bin and comprises data from the radar circuit indexed by velocity bin and antenna combination, wherein each data slice comprises a matrix indexed by velocity bin and antenna combination, wherein the reference matrix comprises a steering matrix, and wherein the steering matrix comprises a number of steering vectors indexed by antenna combination and hypothesis angle.

14. The apparatus of claim 13, wherein each calculated data slice is stored using a steering vector index and a velocity bin index, such that a particular calculated data slice is stored at a memory

location corresponding to a steering vector index of a corresponding particular steering vector and a velocity bin index of a corresponding particular range slice.

15. The apparatus of claim 13, further comprising the radar circuit, wherein the machine instructions to obtain the data matrix cause the one or more processor cores to:

cause the radar circuit to transmit a plurality of chirp signals;

cause the radar circuit to generate a three-dimensional (3D) sampled data matrix, wherein the 3D sampled data matrix comprises received beat signals corresponding to the plurality of chirp signals indexed by antenna and sampling time;

perform a range fast Fourier transform (FFT) on the 3D sampled data matrix to obtain a 3D range matrix, wherein the 3D range matrix comprises data sorted by range bins indexed by antenna and sampling time;

transpose the 3D range matrix to obtain a transposed 3D range matrix;

perform a Doppler FFT on the transposed 3D range matrix to obtain a 3D Doppler matrix, wherein the 3D Doppler matrix comprises data sorted by velocity bins indexed by antenna and range bin;

transpose the 3D Doppler matrix to obtain a transposed 3D Doppler matrix, wherein the transposed 3D Doppler matrix comprises velocity data for antenna sorted by range bin; and

obtain the range matrix from the transposed 3D Doppler matrix.

16. The apparatus of claim 15, wherein the radar circuit comprises:

an oscillator configured to generate the plurality of chirp signals;

a transmitter (TX) antenna unit coupled to the oscillator and configured to transmit the plurality of chirp signals;

a receiver (RX) antenna unit configured to receive reflections of the transmitted plurality of chirp signals;

a baseband module coupled to the RX antenna unit and configured to generate the received beat signals based on the received reflections of the transmitted plurality of chirp signals; and

an analog to digital converter coupled to the baseband module and configured to sample the received beat signals to generate the 3D sampled data matrix.

17. The apparatus of claim 15, wherein the radar circuit comprises a time-division multiplexing, multiple-input multiple-output radar circuit, wherein an antenna index comprises an RX antenna index, wherein the antenna combination comprises an RX antenna and a TX antenna, and wherein

the machine instructions to obtain the range matrix from the transposed 3D Doppler matrix further cause the one or more processor cores to:

multiply the transposed 3D Doppler matrix by a demodulation matrix to obtain a modified transposed 3D Doppler matrix, wherein the modified transposed 3D Doppler matrix comprises velocity data for antenna combination sorted by range bin; and

obtain the range matrix from the modified transposed 3D Doppler matrix.

18. The apparatus of claim 17, wherein:

the first address generator is further configured to:

generate an address for an RX antenna slice in the transposed 3D Doppler matrix, such that each RX antenna slice comprises a unique portion of the transposed 3D Doppler matrix and corresponds to a particular RX antenna;

provide the address for the RX antenna slice to the memory interface system;

the first data buffer is further configured to store the RX antenna slice from the memory interface system;

the first SLC is further configured to output the RX antenna slice;

the MAC is further configured to multiply the RX antenna slice by the demodulation matrix to obtain a modified RX antenna slice, wherein the modified RX antenna slice comprises the RX antenna slice indexed by TX antenna;

the third SLC is further configured to selectively output a modified transposed Doppler slice, wherein the modified transposed Doppler slice comprises a transposed modified RX antenna slice; and

the second address generator is further configured to:

generate an address for the modified transposed Doppler slice, such that each modified transposed Doppler slice comprises a unique portion of the modified transposed 3D Doppler matrix; and

provide the address for the modified transposed Doppler slice to the memory interface system.

19. The apparatus of claim 18, wherein:

the third address generator is further configured to:

generate an address for a demodulation slice in the demodulation matrix, such that each demodulation slice comprises a unique portion of the demodulation matrix;

provide the address for the demodulation slice to the memory interface system;

the third data buffer is further configured to store the demodulation slice from the memory interface system; and

the fourth SLC is further configured to output the demodulation slice; and

the MAC is further configured to multiply the RX antenna slice by the demodulation slice.

20. A circuit, comprising:

a first address generator configured to:

generate an address for a particular XxY range slice from a NxM range matrix such that the particular range slice comprises a unique portion of the NxM range matrix;

provide the address for the particular range slice to a memory interface system;

a first data buffer configured to store the particular range slice from the memory interface system;

a first selector logic circuit (SLC) coupled to the first data buffer and configured to output a first SLC output, the first SLC output selectively comprising the particular range slice or a transposed range slice;

a multiplier and accumulator (MAC) coupled to the first SLC and configured to:

perform vector multiplication using the first SLC output; and

sum a multiplication result and stored data from a second data buffer;

a second SLC coupled to the first SLC and the MAC, wherein the second SLC is configured to output one of the transposed range slice, the multiplication result, and a summation result;

the second data buffer coupled to an output of the second SLC and configured to store a second SLC output;

a third SLC coupled to the second data buffer and configured to output a beamforming slice, wherein the beamforming slice comprises a transposed summation result; and

a second address generator configured to:

generate an address for the beamforming slice, such that the beamforming slice comprises a unique portion of a beamforming matrix; and

provide the address for the beamforming slice to the memory interface system.

21. The circuit of claim 20, wherein the NxM range matrix corresponds to a range bin and comprises velocity data for antenna combinations in a radar circuit.

22. The circuit of claim 20, further comprising a magnitude circuit coupled between the second SLC and the second data buffer and configured to selectively:

perform a magnitude operation on the summation result to obtain beamforming data, wherein the beamforming slice comprises a transposed beamforming data; or

output the second SLC output unchanged.

23. The circuit of claim 20, wherein the MAC is further configured to multiply the transposed range slice by a MxS steering matrix, wherein the MxS steering matrix comprises a number of steering vectors.

24. The circuit of claim 23, further comprising:

a third address generator configured to:

generate an address for a particular XxZ steering slice, such that each particular steering slice comprises a unique portion of the MxS steering matrix;

provide the address for the particular steering slice to the memory interface system;

a third data buffer configured to store the particular steering slice from the memory interface system; and

a fourth SLC coupled to the third data buffer, wherein the fourth SLC is configured to selectively output the particular steering slice, and wherein the MAC is further coupled to the fourth SLC and configured to multiply the first SLC output by the particular steering slice.

25. The circuit of claim 24, wherein the address for the beamforming slice comprises a steering vector index and a velocity bin index, such that the beamforming slice is stored at a memory location corresponding to a steering vector index of the particular steering slice and a velocity bin index of the transposed range slice.



ADAPTIVE CRUISE CONTROL
110
OBJECT DETECTION
STOP AND GO
STOP AND GO
OBJECT DETECTION
SIDE IMPACT
SIDE IMPACT
100
112
BLIND SPOT DETECTION
BLIND SPOT DETECTION
OBJECT DETECTION

FIG. 1



200
NETWORK I/F
233
240
DISPLAY
230
CPU CORE
SIGNAL PROCESSOR CORE 232
CHIRP TIMING CONTROLLER MODULE 231
250
STORAGE
237
ADC
DAC
235
210
224
BASEBAND MODULE
LO
225
RADAR SENSOR CIRCUIT
RECEIVER 222
TRANSMITTER 220
223
221

FIG. 2



2D RANGE MATRIX
(VELOCITY BIN x ANTENNA COMBINATION)
410
RANGE SLICE (FOUR VELOCITY BINS x FOUR ANTENNA COMBINATIONS)
420
X +=
450
INTERMEDIATE SLICE
460
ALL ANTENNA COMBINATIONS FOR THE FOUR VELOCITY BINS AND THE FOUR HYPOTHESIS ANGLES?
NO
YES
470
BEAMFORMING SLICE
STEERING VECTOR SLICE
(FOUR ANTENNA COMBINATIONS x FOUR HYPOTHESIS ANGLES)
440
2D STEERING MATRIX
(ANTENNA COMBINATION x HYPOTHESIS ANGLE)
430

FIG. 4



305
SAMPLED DATA MATRIX
310
RANGE FFT
315
320
TRANSPOSE
325
330
DOPPLER FFT
335
370
340
TRANSPOSE
345
350
BEAM FORMER
355
360
LOG MAGNITUDE
395
PROCESSED DATA MATRIX

FIG. 3



RANGE SLICE
(X VELOCITY BINS x Y
ANTENNA COMBINATIONS)
530
N VELOCITY
BINS
515
2D RANGE
MATRIX
510
520
M ANTENNA
COMBINATIONS
×
STEERING VECTOR SLICE
(Y ANTENNA COMBINATIONS
x Z HYPOTHESIS ANGLES)
550
M ANTENNA
COMBINATIONS
520
2D STEERING
MATRIX
540
545
S HYPOTHESIS
ANGLES
=
BEAMFORMING SLICE
(X VELOCITY BINS
x Z HYPOTHESIS ANGLES)
570
N VELOCITY
BINS
515
580
BEAMFORMING
MATRIX
545
S HYPOTHESIS
ANGLES

FIG. 5



RANGE SLICE
(X VELOCITY BINS x Y
ANTENNA COMBINATIONS)
630
N VELOCITY
BINS
615
2D RANGE
MATRIX
610
620
M ANTENNA
COMBINATIONS

FIG. 6A



2D RANGE
MATRIX
610
X INDEX
670
S INDEX
680
M INDEX
650
660
N INDEX

FIG. 6B



700
710
705
MEMORY INTERFACE
LOAD UNIT
FREQUENCY SHIFTER
STEERING MATRIX ADDRESS GENERATOR
730
740
735
BUFFER
2D RANGE MATRIX ADDRESS GENERATOR
715
725
720
BUFFER
742
TRANSPOSE
VECTOR MULTIPLICATION
744
754
ACCUMULATOR
758
8x
750
746
780
BUFFER
748
MAGNITUDE/ LOG-MAGNITUDE
770
760
785
BEAMFORMING MATRIX ADDRESS GENERATOR
790
STORE UNIT
795
MEMORY INTERFACE
705

FIG. 7



800
805
RANGE DATA
810
DOPPLER FFT
815
820
DOPPLER CORRECTION
825
830
TRANSPOSE
835
840
TX DECODING
845
850
TRANSPOSE
880
885
890
855
860
BEAM FORMING
865
870
LOG MAGNITUDE
895
PROCESSED DATA

FIG. 8



900
910
TX DEMODULATION MATRIX
3
3
750
256
905
RANGE SLICE
3
885
256
915
DECODED RANGE SLICE
RX0
TX0
TX1
TX2
3
TO FIG. 9B
890
855
TRANSPOSED DECODED DOPPLER MATRIX
256
12
TX0
TX1
TX2
RX0
RX1
RX2
RX3

FIG. 9A



32
PROCESSED DATA MATRIX
895
256
12
STEERING MATRIX
925
32
750
+=
760
FROM FIG. 9A

FIG. 9B



1010
64-POINT FFT OUTPUT (IN MEMORY)
1012
1014
1016
1018
1020
READ ORDER BY BEAMFORMER
1025
1030
BUFFER
1040
1050
WRITE ORDER BY BEAMFORMER
1055

FIG. 10

INTERNATIONAL SEARCH REPORT

International application No.

PCT/US 2021/057500

A. CLASSIFICATION OF SUBJECT MATTER

G01S 13/02 *(2006.01)*

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

G01S 13/00, 13/02, 7/00, 7/02

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

PatSearch (RUPTO Internal), USPTO, PAJ, Espacenet, Information Retrieval System of FIPS

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 2013/0325820 A1 (CLEVERSAFE INC.) 05.12.2013, paragraphs [0057], [0091], [0138], [140], [0154], [0184]	8
A		9-19
A	CN 110376587 A (UNIV BEIHANG) 25.10.2019, paragraphs [0003], [0075]	1-7
A	WO 2018/160395 A1 (SRI INTERNATIONAL) 07.09.2018, paragraphs [0058], [0064], [0072], claims 2, 5	20-25

☐ Further documents are listed in the continuation of Box C.

☐ See patent family annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"D" document cited by the applicant in the international application

"E" earlier document but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search	Date of mailing of the international search report
18 January 2021 (18.01.2021)	03 February 2022 (03.02.2022)
Name and mailing address of the ISA/RU: Federal Institute of Industrial Property, Berezhkovskaya nab., 30-1, Moscow, G-59, GSP-3, Russia, 125993 Facsimile No: (8-495) 531-63-18, (8-499) 243-33-37	Authorized officer V. Alexandrov Telephone No. 8(495)531-64-81