

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
20 September 2007 (20.09.2007)

PCT

(10) International Publication Number
WO 2007/105877 A1

(51) International Patent Classification:

H01L 21/683 (2006.01)

(21) International Application Number:

PCT/KR2007/001163

(22) International Filing Date: 9 March 2007 (09.03.2007)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:

10-2006-0023354 14 March 2006 (14.03.2006) KR

(71) Applicant (for all designated States except US): LG

INNOTEK CO., LTD. [KR/KR]; 33rd Fl., LG Twin Tower West, 20, Yeouido-dong, Yeongdeungpo-gu, Seoul 150-721 (KR).

(72) Inventor; and

(75) Inventor/Applicant (for US only): SON, Hyo Kun [KR/KR]; 204-111 Jungheung Apt., Singa-dong, Gwangsan-gu, Gwangju 506-307 (KR).

(74) Agent: HAW, Yong Noke; 3rd Fl., Seoul Bldg., 736-17 Yeoksam-dong, Gangnam-gu, Seoul 135-080 (KR).

(81) Designated States (unless otherwise indicated, for every

kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, SV, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every

kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, LV, MC, MT, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).


Published:

— with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: SUSCEPTOR AND SEMICONDUCTOR MANUFACTURING APPARATUS INCLUDING THE SAME

100



(57) Abstract: A susceptor and a semiconductor manufacturing apparatus including the same are provided. A wafer is loaded on a susceptor and the susceptor includes at least one pocket whose bottom surface is inclined. The semiconductor manufacturing apparatus includes a reaction chamber, a heating unit that generates heat in the reaction chamber, a susceptor on which a wafer is loaded and that includes at least one pocket whose bottom surface is inclined, and a rotation shaft coupled with the susceptor.

Description

SUSCEPTOR AND SEMICONDUCTOR MANUFACTURING APPARATUS INCLUDING THE SAME

Technical Field

- [1] The embodiment relates to a susceptor and a semiconductor manufacturing apparatus including the same.

Background Art

- [2] In general, a semiconductor manufacturing apparatus includes a crystal growth equipment, such as a metal organic chemical vapor deposition (MOCVD) apparatus, a molecular beam epitaxy (MBE) apparatus, and a chemical vapor deposition (CVD) apparatus. Such a crystal growth equipment is used for growing an element, such as a semiconductor light emitting device, a high electron mobility transistor (HEMT), a field effect transistor (FET), and a laser diode on the surface of a wafer.
- [3] A susceptor of vacuum type is commonly used as an apparatus for loading a wafer in the crystal growth equipment.
- [4] FIG. 1 schematically illustrates a related art semiconductor manufacturing apparatus.
- [5] Referring to FIGs. 1 and 2, a semiconductor manufacturing apparatus 10 includes a reaction chamber 20, a susceptor 30, a rotation shaft 50, a heater 60, and a shroud 70.
- [6] A plurality of pockets 34 are formed in the top surface of the susceptor 30 in the reaction chamber 20 and a wafer 40 is loaded on each of the pockets 34. Here, as illustrated in FIG. 2B, the bottom surface 38 of the pocket 34 has a horizontal structure.
- [7] The rotation shaft 50 is coupled with the under part of the susceptor 30 and the heater 60 is provided under the susceptor 30 to heat the under part of the susceptor 30. The shroud 70 on the reaction chamber 20 supplies source materials to the reaction chamber 20.
- [8] Processes of manufacturing a semiconductor using the semiconductor manufacturing apparatus are as follows.
- [9] The wafer 40 is loaded on the pocket 34 of the susceptor 30. The source materials are supplied to the reaction chamber 20 through the shroud 70. The susceptor 30 rotates by the rotation shaft 50. The susceptor 30 and the inside of the reaction chamber 20 are heated by the heater 60. At this time, a semiconductor thin film or an insulating layer is formed on the surface of the wafer 40 by the chemical reaction of the flowed source materials.
- [10] At this time, an aluminum nitride layer, a gallium nitride layer, and an indium nitride layer or an aluminum-gallium nitride layer, an aluminum-indium nitride layer,

and a gallium-indium nitride layer can be deposited on the surface of the wafer 40 loaded on the susceptor 30 by a vapor reaction between organic metal and ammonia.

[11] The heat generated by the heater 60 heats a region having the same radius based on the rotation shaft 50 of the susceptor 30 at a uniform temperature but cannot heat a region having a different radius at the uniform temperature. Therefore, since the rotation shaft 50 positioned in the center of the susceptor 30 transfers the heat in the center of the susceptor 30, a difference in temperature is generated between the center region and the outer region of the susceptor 30. Temperature is reduced from the center point of the pocket toward the inner point of the pocket as illustrated in the before modification susceptor graph of FIG. 9.

[12] As a result, a difference in temperature is generated on the surface of the wafer loaded on the susceptor 30. Therefore, the outer region and the inner region of the epitaxial layer deposited on the wafer have different growth speeds. Accordingly, emission wavelength deviation is generated in the semiconductor light emitting devices produced in one wafer and the thicknesses of a material layer grown in one wafer vary a lot in accordance with regions.

[13] As described above, the ranges of the emission wavelengths of the semiconductor devices produced on one susceptor or one wafer are not uniform but are various.

Disclosure of Invention

Technical Problem

[14] An embodiment of the present invention provides a susceptor by which a thin film of a uniform thickness can be formed on a wafer and a semiconductor manufacturing apparatus including the same.

[15] An embodiment of the present invention provides a susceptor by which it is possible to improve the light intensity of a semiconductor light emitting device and a semiconductor manufacturing apparatus including the same.

[16] An embodiment of the present invention provides a susceptor having inclined pockets and a semiconductor manufacturing apparatus including the same.

Technical Solution

[17] A susceptor provided in a reaction chamber comprises at least one pocket whose bottom surface is inclined.

[18] In a susceptor on which a wafer is loaded, a plurality of pockets are formed in the susceptor and at least one of the pockets is formed so that the bottom surface of the pocket is inclined.

[19] A semiconductor manufacturing apparatus comprises a reaction chamber, a heating unit that generates heat in the reaction chamber, a susceptor on which a wafer is loaded and that includes at least one pocket whose bottom surface is inclined, and a rotation

shaft coupled with the susceptor.

- [20] According to the embodiments, inclined pockets are provided in the susceptor so that it is possible to remove deviation in temperature of the surface of the wafer generated by the rotation shaft of the susceptor, to make the temperature of the wafer uniform, and to make the thickness of the material layer deposited on the surface of the wafer uniform.

Advantageous Effects

- [21] In the susceptor according to the embodiment and the semiconductor manufacturing apparatus including the same, since heat is uniformly transferred to the wafer, it is possible to form the uniform thin film on the surface of the wafer.
- [22] In addition, it is possible to reduce deviation in the electrical/optical characteristics of the semiconductor light emitting devices produced from the wafer loaded on the susceptor and to improve the yield of the semiconductor devices of each wafer.
- [23] In addition, since deviation in temperature of the surface of the wafer increases, it is possible to increase the light intensity of the semiconductor light emitting device.

Brief Description of the Drawings

- [24] FIG. 1 is a sectional view illustrating a related art semiconductor manufacturing apparatus.
- [25] FIGs. 2A and 2B are a plan view of a conventional susceptor and a sectional view taken along the line A-A of the conventional susceptor.
- [26] FIG. 3 is a sectional view illustrating a semiconductor manufacturing apparatus according to an embodiment of the present invention.
- [27] FIGs. 4A and 4B are a plan view of a susceptor according to an embodiment of the present invention and a sectional view taken along the line B-B of the susceptor.
- [28] FIGs. 5A and 5B illustrate a pocket according to an embodiment of the present invention.
- [29] FIGs. 6 to 8 illustrate examples of the pockets of the susceptor according to an embodiment of the present invention.
- [30] FIG. 9 is a graph in which results of measuring temperatures by regions of the related art susceptor and the susceptor according to the present invention are compared with each other.
- [31] FIGs. 10 and 11 are graphs illustrating elements produced on one wafer and the emission wavelength characteristics of the elements in accordance with the inclinations of the bottom surface of the pocket according to an embodiment of the present invention.
- [32] FIG. 12 is a graph illustrating emission wavelength characteristics by regions of a wafer in accordance with the inclinations of the bottom surface of the pocket according

to an embodiment of the present invention.

Best Mode for Carrying Out the Invention

- [33] Embodiments of the present invention will be described with reference to the attached drawings.
- [34] FIG. 3 is a sectional view of a semiconductor manufacturing apparatus according to an embodiment of the present invention. FIGs. 4A and 4B are a plan view of the susceptor of FIG. 3 and a sectional view taken along the line B-B of the susceptor. FIG. 5 illustrates a pocket in detail.
- [35] Referring to FIG. 3, a semiconductor manufacturing apparatus 100 includes a reaction chamber 120, a susceptor (or wafer carrier) 130, a rotation shaft 150, a heating unit 160 such as a heater, and a shroud 170.
- [36] The susceptor 130 is provided in the reaction chamber 120 and at least one pocket 140 is formed in the top surface of the susceptor 130. Here, the bottom surface of at least one of the pockets 140 is inclined.
- [37] A wafer (not shown) is loaded on the pocket 140 and the rotation shaft 150 is coupled with the under part of the susceptor 130 to rotate the susceptor 130. The heating unit 160 heats the under part of the susceptor 130 and the inside of the reaction chamber 120 at a predetermined temperature. The shroud 170 supplies source materials to the reaction chamber 120.
- [38] The source materials are supplied to the reaction chamber 120 through the shroud 170. The susceptor 130 in the reaction chamber 120 is rotated by the rotation shaft 150. The inside of the reaction chamber 120 and the susceptor 130 are heated by the heating unit 160. At this time, a semiconductor thin film or an insulating layer is formed on the surface of the wafer (not shown) by the chemical reaction of the flowed source materials.
- [39] As the surface of the pocket 140 of the susceptor 130 is inclined, the thickness of the susceptor is in inverse proportion to the depth or the degree of inclination of the bottom surface of the pocket 140. Accordingly, the heat transferred to the wafer through the susceptor 130 increases as the bottom surface of the pocket 140 is deeper and is reduced as the bottom surface of the pocket 140 is shallower.
- [40] Here, the semiconductor manufacturing apparatus 100 includes an apparatus such as a metal organic chemical vapor deposition (MOCVD) apparatus, a molecular beam epitaxy (MBE) apparatus, and a chemical vapor deposition (CVD) apparatus. An element such as a gallium nitride based semiconductor light emitting device, a high electron mobility transistor (HEMT), a field effect transistor (FET), and a laser diode is grown on the surface of the wafer (not shown) using such an apparatus.
- [41] The susceptor 130 is formed of carbon or aluminum nitride (AlN). The surface that

contacts the wafer on the surface of the susceptor 130 and in the pocket 140 is coated with a silicon carbide (SiC) layer, a carbon layer, or an aluminum nitride (AlN) layer.

[42] Here, the surface of the susceptor 130 is coated with the silicon carbide (SiC) layer or the aluminum nitride (AlN) layer so that it is possible to prevent the susceptor made of carbon from being damaged by chemical cleaning using hydrogen fluoride (HF) or thermal cleaning and to prevent the characteristic of the susceptor from deteriorating. Here, the deposition thickness of the silicon carbide layer or the aluminum nitride layer is preferably 10Å to 10,000Å.

[43] As illustrated in FIGs 4A and 4B, at least one pocket 140 can be formed on the top surface 132 of the susceptor 130. In the drawings, six pockets 140 P1 to P6 are formed. However, the present invention is not limited to the above.

[44] 1 to 50 or more pockets can be formed in the susceptor 130 in accordance with the size of the wafer or the capacity of the reaction chamber. In addition, one or more columns of pockets can be formed in the susceptor 130.

[45] In the pocket 140, a flat part and a round part exist. The flat part is formed on the outer side of the pocket to prevent the wafer from rotating. The flat part of the pocket may be removed from the pocket.

[46] Hereinafter, for convenience sake, the outermost end of the pocket 140 is referred to as an outer point 141 and the innermost end of the pocket 140 is referred to an inner point 142 based on the center X of the susceptor. In the pocket, the distance d between the inner point 142 and the outer point 141 is maximal. In the pocket 140, the flat part can be formed in the outer point 141 or the inner point or in other points.

[47] The bottom surfaces 144 of the pockets P1 and P4 are inclined. The bottom surface 144 of the first pocket P1 is an inclined surface formed so that the inner point 142 is deeper than the outer point 141. The bottom surface 144 of the fourth pocket P4 is an inclined surface formed so that the outer point is deeper than the inner point 142.

[48] Like in the fourth pocket P4, the outer point 141 can be formed to be deeper than the inner point 142. Accordingly, deviation in the temperature of the surface of the wafer generated by the susceptor can be larger and the light intensity of the semiconductor light emitting device produced by the wafer can be improved.

[49] The inclined bottom surfaces 144 of the pockets P1 and P4 affect the thickness between the top surface 132 of the susceptor 130 and the bottom surface 134 of the susceptor 130. That is, the thickness of the susceptor 130 varies in accordance with the inclined bottom surfaces 144 of the pockets P1 and P4. Here, a shaft coupling groove 135 is formed in the center of the under part of the susceptor 130.

[50] In addition, in the susceptor 130, the bottom surfaces of the pockets P1, P2, and P3 can be inclined toward the inner point 142 and the bottom surfaces of the pockets P4, P5, and P6 can be inclined toward the outer point 141. The directions in which the

bottom surfaces of the pockets P1 to P6 are inclined can varies in accordance with the distribution of the temperatures of the wafer loaded in the susceptor 130.

- [51] Referring to FIGs. 5A and 5B, the minimum depth h1 of the pocket P4 is no less than the thickness of the wafer and the maximum depth h2 of the pocket P4 can vary in accordance with the inclination angle.
- [52] The inner point 142 of the pocket P4 is the minimum depth h1 in the pocket and the outer point 141 of the pocket P4 is the maximum depth h2 in the pocket. In the pocket P1, the bottom surface 144 is inclined in the direction opposite to the direction in which the bottom surface 144 is inclined in the pocket P4.
- [53] Here, the inclination angle θ_1 of the bottom surfaces 144 of the pockets P1 and P4 is set in the range of $0 < \theta_1 \leq -10^\circ$ based on the top surface 132 of the susceptor. At this time, the maximum depth h2 in the pockets P1 and P4 can be no more than 10mm and the minimum depth h1 can be no less than the thickness of the wafer. Here, the depth or the angle of inclination of the bottom surfaces 144 of the pockets P1 and P4 can vary in accordance with the size of the wafer. For example, in the case of a 2-inch wafer, the depth of the bottom surfaces 144 of the pockets P1 and P4 can be formed to the maximum depth of about 3mm to about 5mm.
- [54] The inclined direction of the bottom surface 144 of the pocket P4 is opposite to the inclined direction of the bottom surface 144 of the pocket P1 and the inclination angle θ_1 of the bottom surfaces 144 of the pocket P4 and the pocket P1 is the same.
- [55] FIGs. 6 to 8 are sectional views illustrating a susceptor according to another embodiment of the present invention.
- [56] As illustrated in FIG. 6, the bottom surface 144 of a pocket P11 is inclined against the top surface 132 of the susceptor 130 by an angle of θ_2 from the inner point 142 to the outer point 141. A pocket P14 is inclined against the top surface 132 of the susceptor 130 by an angle θ_3 from the outer point 141 to the inner point 142. The inclination angles θ_2 and θ_3 of the bottom surfaces can be different from each other.
- [57] As illustrated in FIG. 7, pockets P21 and P24 have a structure in which the depth of the bottom surface increases toward the center X of the susceptor or the inner point 142. At this time, the bottom surfaces 144 of the pockets P21 and P24 can be inclined at the same angle or at different angles. Here, the two pockets P21 and P24 can be provided to correspond to each other.
- [58] As illustrated in FIG. 8, pockets P31 and P34 have a structure in which the depth of the bottom surface increases toward the outer side Y of the susceptor or the outer point 142. At this time, the inclination angles θ_4 and θ_5 of the bottom surfaces of the two pockets P31 and P34 can be equal to each other or different from each other. Here, the two pockets P31 and P34 can be provided to correspond to each other.
- [59] According to such an embodiment, the bottom surfaces of the pockets cor-

responding to each other can be inclined toward the inner point or the outer point in the susceptor. The inclination angle and the inclination direction of the bottom surfaces of the pockets formed in the susceptor may be selectively changed. In addition, even pockets and inclined pockets can be used together in one susceptor.

[60] On the other hand, the operation of the semiconductor manufacturing apparatus including the above-described susceptor will be described with reference to FIGs. 3 to 5 as follows. According to the present invention, for convenience sake, the MOCVD apparatus is used.

[61] A wafer is loaded on the inclined bottom surface of the at least one pocket 140 formed in the top surface of the susceptor 130. The heating unit 160 heats the inside of the reaction chamber 120 and the under part of the susceptor 130 and the rotation shaft 150 rotates the susceptor 130 at predetermined speed.

[62] Here, the rotation shaft 150, as illustrated in FIG. 4B, is coupled with the shaft coupling groove 135 formed in the under part of the susceptor 130.

[63] The inclination angle of the bottom surface of the pocket 140 is in the range of $0^\circ < 0 \leq -10^\circ$ based on the top surface 132 of the susceptor 130.

[64] Source gases and carrier gases are flowed to the reaction chamber 120 through the shroud 170 included to the reaction chamber 120. The carrier gases can include, for example, a trimethyl aluminum gas, an ammonia gas, and hydrogen or nitrogen.

[65] The trimethyl aluminum gas and the ammonia gas flowed through the shroud 170 are guided to the reaction chamber 120 so as not to react to each other. The temperature of the internal wall of the reaction chamber, in particular, the temperature of the upper part of the susceptor is increased by the heating unit 160 so that the wafer loaded on the top surface of the susceptor is heated at the temperature of about 1,000°C.

[66] A gas phase reaction between the trimethyl aluminum gas and the ammonia gas occurs in the reaction chamber 120 so that, for example, aluminum nitride is effectively deposited on the wafer. Here, a change in the thickness of a material layer deposited on the surface of the wafer can be improved to about 1.8%.

[67] As described above, since the wafer is loaded to be inclined by the inclined bottom surface of each pocket 140, it is possible to reduce a difference in temperatures by regions of the wafer. Therefore, the entire wafer is uniformly heated. In addition, the temperature of the wafer loaded on the susceptor 130 can be uniformly maintained, for example, to have deviation within $\pm 2^\circ\text{C}$ based on reference temperature.

[68] Therefore, when the semiconductor light emitting devices produced from a wafer loaded on each pocket 140 in one susceptor 130 are compared with each other, the semiconductor light emitting devices having the same emission wavelength region in the entire region of the wafer can be produced. For example, the emission wavelength

region of the semiconductor light emitting devices produced in the center region, the inner region, and the outer region of the wafer loaded on one pocket is about 455nm.

[69] FIGs. 9 to 12 are graphs illustrating the examples of results of examining emission wavelength regions by light emitting diodes manufactured from one wafer by the above-described method.

[70] FIG. 9 illustrates the distribution of temperatures by regions of the susceptor before modification (according to a related art) and after modification (according to the present invention) for the bottom surface of the pocket. Here, the wafer is grown in the pocket the inclination angle of the bottom surface of which before modification is 0° and after modification is -0.1° in the inner point. The solid line of the graph illustrates the susceptor (according to the related art) before modification and the dotted line of the graph illustrates the susceptor (according to the present invention) after modification.

[71] Since the inner point of the pocket formed in the susceptor has the maximum depth so that the thickness of the susceptor is reduced from the external circumference toward the center, the distribution of temperatures from the center point of the pocket of the susceptor toward the inner point of the pocket of the susceptor increases by ΔT compared with the distribution of temperatures before modification. As a result, a difference in temperature between the regions of the susceptor according to the embodiment is reduced by about 3°C compared with a difference in temperature between the regions of the related art susceptor.

[72] FIGs. 10 and 11 illustrate distribution of wavelengths obtained when a wafer having an area of 2 inches is loaded on the susceptor according to the embodiment, a material layer is formed on the wafer, and the semiconductor light emitting devices produced from the wafer are examined. FIG. 10 illustrates that the inclination angle of the bottom surface of the pocket is -1° in the inner point. FIG. 11 illustrates that the inclination angle of the bottom surface of the pocket is -2° in the outer point. Count of the axes of ordinates of FIGs. 10 and 11 represents the number of measured semiconductor light emitting devices and the axes of abscissa of FIGs. 10 and 11 represent the peak λ (nm) of the semiconductor light emitting devices.

[73] As illustrated in FIGs. 10 and 11, the output wavelengths of the semiconductor light emitting devices produced from one wafer are commonly distributed based on single wavelengths from 452nm to 458nm.

[74] FIG. 12 is a graph illustrating the wavelength characteristics of the semiconductor light emitting devices measured by dividing the wafer grown by the susceptor by a uniform distance. Here, in the axis of abscissa, it is numbered by 2, 4, 6, and 8 from the inner point to the outer point by a uniform distance.

[75] In FIG. 12, the bottom surface of a pocket B is inclined at an angle of -0.5° toward

the inner point, the bottom surface of a pocket C is inclined at an angle of -1° toward the inner point, the bottom surface of a pocket D is inclined at an angle of -2° toward the inner point, and the bottom surface of a pocket E is inclined at an angle of -0.5° toward the outer point.

[76] Referring to the graph of FIG. 12, although a difference in wavelength characteristic exists among the pockets B, C, D, and E, the emission characteristics of the produced light emitting diodes become almost the same from the outer region of the wafer toward the inner region of the wafer. Not only the emission wavelength regions but also the operation voltages of the light emitting diodes, which are about 3.0V, are almost the same all over the entire region of the wafer.

[77] As a result, it is possible to reduce a difference in temperature between the regions of the susceptor according to the embodiment compared with a difference in temperature between the regions of the related art susceptor. That is, deviation in temperatures over the entire surface of the wafer is reduced. Since the wafer loaded on the susceptor is heated at the uniform temperature, the material layer is uniformly deposited on the entire region of the wafer so that it is possible to prevent the light emitting diodes having different emission wavelength regions from being produced.

[78] While the invention has been shown and described with reference to certain preferred embodiments thereof, it will be understood by those skilled in the art that various changes in form and details may be made therein without departing from the spirit and scope of the invention as defined by the appended claims.

[79]

Industrial Applicability

[80] An embodiment and the semiconductor manufacturing apparatus including the same, since heat is uniformly transferred to the wafer, it is possible to form the uniform thin film on the surface of the wafer.

[81] In addition, it is possible to reduce deviation in the electrical/optical characteristics of the semiconductor light emitting devices produced from the wafer loaded on the susceptor and to improve the yield of the semiconductor devices of each wafer.

[82] In addition, since deviation in temperature of the surface of the wafer increases, it is possible to increase the light intensity of the semiconductor light emitting device.

Claims

- [1] A susceptor provided in a reaction chamber, in which the susceptor comprises at least one pocket, a bottom surface of which is inclined.
- [2] The susceptor of claim 1, wherein the number of pockets is 1 to 50.
- [3] The susceptor of claim 1, wherein a plurality of pockets are formed in at least one column from a center of the susceptor to an outer side of the susceptor.
- [4] The susceptor of claim 1, wherein a bottom surface of the pocket is inclined at an angle in a range of $0^{\circ} < \theta \leq -10^{\circ}$ based on a top surface of the susceptor.
- [5] The susceptor of claim 1, wherein inclination angles of bottom surfaces of the pockets are equal to each other or different from each other according to pockets.
- [6] The susceptor of claim 1, wherein a bottom surface of at least one pocket is inclined from an outer side of the susceptor to a center of the susceptor or from the center of the susceptor to the outer side of the susceptor.
- [7] The susceptor of claim 1, the bottom surface of at least one pocket is inclined from an inner point of the pocket to an outer point of the pocket or from the outer point of the pocket to the inner point of the pocket.
- [8] The susceptor of claim 1, wherein the susceptor comprises at least one first pocket an outer point of which has a maximum depth and/or at least one second pocket an inner point of which has the maximum depth.
- [9] The susceptor of claim 1, wherein a depth of the bottom surface of the pocket is no less than a thickness of a wafer and no more than 10mm based on the top surface of the susceptor.
- [10] The susceptor of claim 1, wherein the susceptor or the pocket is formed of or coated with carbon or aluminum nitride.
- [11] The susceptor of claim 10, wherein the carbon or aluminum nitride is deposited with a thickness between 10Å and 10,000Å.
- [12] A susceptor on which a wafer is loaded, wherein a plurality of pockets are formed in the susceptor, and at least one of the pockets has an inclined bottom surface.
- [13] The susceptor of claim 12, wherein the susceptor comprises pockets having flat bottom surfaces or/and pockets having bottom surfaces inclined from an inner point to an outer point.
- [14] The susceptor of claim 1, wherein the bottom surface of the pocket is inclined at an angle in a range of $0^{\circ} < \theta \leq -10^{\circ}$ based on the top surface of the susceptor.
- [15] A semiconductor manufacturing apparatus comprising:
 - a reaction chamber;
 - a heating unit that generates heat in the reaction chamber;

a susceptor on which a wafer is loaded and that includes at least one pocket whose bottom surface is inclined; and
a rotation shaft coupled with the susceptor.

[16] The semiconductor manufacturing apparatus of claim 15, wherein the inclined pocket has a surface inclined from a center of the susceptor to an outer side of the susceptor or a surface inclined from the outer side of the susceptor to the center of the susceptor.


[17] The semiconductor manufacturing apparatus of claim 15, wherein the inclination angle of the bottom surface of the pocket is in a range of $0^\circ < \theta \leq -10^\circ$ based on the top surface of the susceptor.

[18] The semiconductor manufacturing apparatus of claim 15, wherein a depth of the bottom surface of the inclined pocket is no less than a thickness of the wafer and no more than 10mm from the top surface of the susceptor.


[19] The semiconductor manufacturing apparatus of claim 15, wherein inclination angles of the bottom surfaces of the inclined pockets are equal to each other or different from each other according to pockets.

[20] The semiconductor manufacturing apparatus of claim 15, wherein the reaction chamber includes one of a metal organic chemical vapor deposition (MOCVD) apparatus, a molecular beam epitaxy (MBE) apparatus, and a chemical vapor deposition (CVD) apparatus.


[Fig. 1]

10


[Fig. 2]

30


[Fig. 3]

100


[Fig. 4]




(a)




(b)




130




130




130




[Fig. 9]




[Fig. 10]



[Fig. 11]



[Fig. 12]



INTERNATIONAL SEARCH REPORT

International application No.
PCT/KR2007/001163**A. CLASSIFICATION OF SUBJECT MATTER*****H01L 21/683(2006.01)i***

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 8: H01L 21/683, H01L 21/68, H01L 21/205,

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Korean Utility models and applications for Utility models since 1975

Japanese Utility models and applications for Utility models since 1975

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

eKIPASS (KIPO internal) & Keywords : CVD, pocket, inclined and similar terms

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X Y A	JP 2001518238 A (CREE RESEARCH INC.) 10 Sep 2001 See pages 5 -7 and figures 1 -8.	1 - 6, 9, 12 - 20 10, 11 7, 8
Y	KR 1020030007929 A (IBIDEN CO., LTD.) 23 Jan 2003 See page 1 and claim 10.	10, 11

☐ Further documents are listed in the continuation of Box C.☒ See patent family annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

18 JUNE 2007 (18.06.2007)

Date of mailing of the international search report

19 JUNE 2007 (19.06.2007)

Name and mailing address of the ISA/KR

Korean Intellectual Property Office
920 Dunsan-dong, Seo-gu, Daejeon 302-701,
Republic of Korea

Facsimile No. 82-42-472-7140

Authorized officer

KIM Yoon Sun

Telephone No. 82-42-481-8428



INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/KR2007/001163

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
JP2001518238 A	09. 10. 2001	AT206774E	15. 10. 2001
		AU6572698A1	20. 10. 1998
		CA2284771AA	01. 10. 1998
		CN1220800C	28. 09. 2005
		CN1250490	12. 04. 2000
		DE69801987C0	15. 11. 2001
		DE69801987T2	02. 05. 2002
		EP00970267A1	12. 01. 2000
		EP00970267B1	10. 10. 2001
		EP970267A1	12. 01. 2000
		ES2163263T3	16. 01. 2002
		JP2001518238T2	09. 10. 2001
		KR1020010005747	15. 01. 2001
		US6217662BA	17. 04. 2001
		US6530990BB	11. 03. 2003
		W09842897A1	01. 10. 1998
KR1020030007929 A	23. 01. 2003	CN1460094A	03. 12. 2003
		EP01394136A1	03. 03. 2004
		JPW02002/083597	24. 10. 2002
		US20040094871A1	20. 05. 2004
		W02002083597A1	24. 10. 2002