

(19)
(12)(KR)
(B1)(51) 。 Int. Cl.⁷
H01L 21/8242(45)
(11)
(24)2004 07 14
10-0440188
2004 07 02(21) 10-2001-0069942
(22) 2001 11 10(65)
(43)10-2003-0011512
2003 02 11

(30) JP-P-2001-00220461 2001 07 19 (JP)

(73) 가 가 1 1 1


(72) 가 가 가 1 가 가

(74)

:

(54)

MISFET . (11) MISFET (12) (13) , (16) , (MC) (17) , 1
 (15) , 2 가 (18) , MISFET
 2 가 가 , 가
 1 , 2 .



1 PD MISFET
2 PD MISFET

3 PD MISFET

4a 1 FD MISFET

4b 1 FD MISFET

5 1 FD MISFET

6 1 FD MISFET

7 1 FD MISFET

8 1 FD MISFET

9 1 FD MISFET

10 1 FD MISFET

11 1 FD MISFET

12a 2

12b 2

13a 3

13b 3

14a 4

().

().

().

().

().

().

().

'0', '1'

'0' /

'1' /

14b 4 ().
 15 5 .
 16a 6 (BL).
 16b 6 (WL).
 17 6 '0' / .
 18 6 '1' / .
 19 6 - .
 20a , .
 20b , (mimic) .
 21 1 .
 22 21 I-I' .
 23 21 - ' .
 24 21 - ' .
 25 5 .
 26 25 I-I' .
 27 25 - ' .
 28 6 .
 29 28 I-I' .
 30 28 - ' .
 31 28 - ' .
 32 가 .

11 :
 12 :
 13 : p
 14 :
 15 :
 16, 17 : .
 18 : n +

DRAM MOS , MISFET .
 가 F , $2F \times 4F = 8F^2$, 가 F가 ()
 F^2 , , F=0.18 μm , =8
 가 F<0.13 μm <6 F<0.18 μm
 <8, 가가 가 , 1 /1 , 가 $6F^2$ $4F^2$
 가 , 가 ,
 , 1 DRAM ,

(1) JOHN E. LEISS et al, 'dRAM Design Using the Taper - Isolated Dynamic Cell'(IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. ED-29, NO. 4, APRIL 1982, pp. 707-714)

(2) 3-171768

(3) Marnix R. Tack et al, 'The Multistable Charge-Controlled Memory Effect in SOI MOS Transistors at Low Temperatures'(IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 37, MAY, 1990, pp. 1373-1382)

(4) Hsing-jen Wann et al, 'A Capacitorless DRAM Cell on SOI Substrate' (IEDM 93, pp. 635-638)

(1) MOS , 2 .
 (2) MOS , MOS
 2
 (3) SOI MOS . SOI 가
 2
 (4) SOI MOS . MOS PMOS NMOS , 2
 . NMOS , 2
 , (1) 가 , (2)
 , 가 , (3) SOI
 . (4) 가 .
 , 가 .
 MISFET , (11) (12) , MISFET (MC) (13) ,
 (16) , (17) ,
 1 (18) , MISFET (15) , 가 1 2
 , 가 가
 2 , 2 가 1 ,
 (31) (MC) MISFET
 (33) , (32) ,
 (34) , 1
 (36) , 1 2 가 가
 (38) , MISFET 2 가 가
 2 , 2 가 1 ,
 SFET 가 , MISFET (Partially Depleted) , MI
 가 , PD MISFET 가 PD MISFET 가 2
 1 MC (1) (2)
 p (3) SOI (3) , (6, 7) n
 (4) MISFET가 (5) (2)
 n MISFET 가 MC 가 BL , (5) WL , (6)
 (7) [p (3)]
 MISFET 5 ,
 () ,
 '1' (7) ,
 '0' ,
 '0', '1' , MISFET 2
 Vbody가 '1' Vth1 '0' Vth0 .

'1' WL VWL
 1 DRAM , 가 . 1 /
 body 가 2 MC , WL '0', '1' VWL V
 Vth0, Vth1
 Vth0, Vth1
 1 MC PD MISFET
 3 Vfg=Vth
 (scaling law) MISFET Vth
 () L (roll-off)
 L 가
 , pn 가 . pn
 (Thermal Field Emission Current)가 (G. Vincent, A. Chantre and D. Bois, 'Electric Field Effect on the Thermal Emission of Traps in Semiconductors or Junctions', J. Appl. Phys., 50, pp. 5484-5487, 1979.).
 2 NA
 NA 가 가
 NA 가
 가
 , NA 가 가 가
 Vth0 , '1' Vth1 Vth= | Vth0 - Vth1 |
 MISFET가
 tox , Vth
 가
 MISFET MISFET 가
 가 FD MISFET (Fully Depleted) 가
 FD MISFET 가
 2 2 가 1 2
 [1]
 FD MISFET 1 4a 4b (11)
 (12) (12) p (13) SOI
 C p (13) (14) (15)가 (15) M
 p (13) (16, 17) n MISFET
 p (13) NA tSi가 , p (13)
 NA) $^{1/2}$ MISFET (4) $^{1/2} > t_{Si}$ (13)
 (11) p (11) BOX (12) p n +
 13) (18) . n + (18) () , n +
 (18) , n + (18) 가 (11)
 p + 가 가
 n + (18) BOX (12)
 (19) (20) 가
 L=70nm, tox=10 nm , p (13)
 NA=1.0×10¹⁵ cm⁻³ tSi=25 50nm
 , BOX (12) 30 50nm 가

FD MISFET가 . 3
 p , 5 , BOX (12) Vfg=Vth .
 Vbg 가 .
 (p ,) Vbg 가
 5 6
 6 Vfg Vbg
 가
 가 , '1' .
 '0' '1' , (, 가 '0') ,
 5 ,
 Vth BOX (12) MISFET (13) , Vt
 hacc (,)
 1 (13) 가

$$V_{thacc} \quad 1$$

$$= \phi_{FB} + (1 + C_{si}/C_{ox}) \cdot 2\phi_F - Q_{dep}/2C_{ox} - (C_{si}/C_{ox}) \cdot \phi_{bs} \quad (15)$$

p , Csi (13:) MOS
 (= $q \cdot N_A \cdot t_{Si}$), Cox
 (= $q \cdot N_A \cdot t_{Si}$)
 Vbg가 (13)
 (13)
 , BOX (12) tBOX Vbg (13)
 Vthdep , 2

$$V_{thdep} \quad 2$$

$$= V_{thacc} - (C_{box}/C_{ox}) / (1 + C_{box}/C_{si}) \cdot (V_{bg} - V_{bgacc})$$

, Vbgacc (13) () Vbg

$$V_{bgacc} \quad 3$$

$$= \phi_{FB} - C_{si}/C_{box} \cdot 2\phi_F - Q_{dep}/2C_{box} + (1 + C_{si}/C_{box}) \cdot \phi_{bs}$$

, bs (13)
 bs=0V (13)
 Vbgacc
 '1'
 , '0'
 () pn (13) bs 0V가
 , '0' (13) bs ,
 , bs0 = -1.57 × ϕ_F 가
 , tox=10nm, tBOX=30nm, tSi=25nm, $N_A=1.0 \times 10^{15} \text{ cm}^{-3}$, (300K)
 Vth Vbg , 7
 7 , Vbg가 -3V ()가
 가 , '1'
 Vbg -3V ()
 가 , Vbg가 -3V
 가 () 가

No.	0	1	2	3	4	5	6
NA[cm ⁻³]	1E+15	1E+15	1E+15	1E+15	1E+15	1E+15	1E+15
tox[nm]	10	10	10	10	10	8	12

tBOX[nm]	30	30	30	20	40	30	30
tSi[nm]	25	15	35	25	25	25	25
Vbg0[V]	-5	-7.5	-4	-4	-6.5	-5	-5
Vbg1[V]	-3	-4.5	-2.25	-2	-3.5	-3	-3
Vbgs[V]	-4.5	-6.75	-3.56	-3.5	-5.75	-4.5	-4.5
Vth0[mV]	1050	1800	710	1100	1050	810	1290
Vth1[mV]	620	1100	410	610	610	490	780
Vth[mV]	430	700	300	490	440	320	510

1 L NA
tox, BOX tBOX, tSi , Vbg0 '0'
() , Vbg1 '1'
()
Vbgs , '0'
, Vbgs=Vbg0+(Vbg1-Vbg0)×0.25 , '0' Vth0 , '1'
Vth1, Vth
1 , tox=10nm±20%, tBOX=30nm±33%, tSi=25nm±40%
Vbgs -3.5V -6.75V , '0' Vth0 710mV 1800mV, '1'
Vth1 410mV 1100mV
±10% , 가 Vbgs , Vth0, Vth1
VWLHW, VWLHR,
VWLL
, ,
, Vth
Vbgs , VWLHW/VWLHR/VWLL 가
MISFET , '0' / '1' / MISFET 3
Vth0, Vth1 가 Vbg
Vbgs
20b (90) MG S (90) 20b (80) MC
(90) D AG가 (92, 94, 96, 98)
(90) (92, 94, 96, 98)가
, (92) MG , Vfg (94) (96) , (98)
AC , (90) Vbg / , Vth1 (90)
'1' , '0' , '0' Vth0
(90) , VWLHW,
VWLHR, VWLL, Vbg
가
,
,
, VWLHW/ VWLHR/VWLL
[1]
21 1 SOI p (13) 23 22, 24 23 24 21 I-I', - '
lation) (106) BL (17) STI(Shallow Trench Iso
, p MISFET가 (13) (16) MISFET

(15) WL, BL, (101), (103)
 (15) WL, MISFET (16) (SL: 102) (103)
 (103) MISFET (BL: 105)
 n + (18) BL 가 F / 21
 WL 4F² 가
 [5 25 15 5 26 27
 25 I-I' - ' p/n/p (32) , n (39)
 가 WL, PL (33) (39) (35, 37)
 (36) (38)가 (36) (38) 25
 WL () PL
 (35, 37)
 (36) (38) (110)
 (33) (34) (40) 가
 (122) PL BL (BL: 41)
 WL 6F² 가 PL / F, BL /
 F
 [6 28 16 6 29, 30
 31 가 28 I-I', - ' - ' BL 28 29 21 22
 (22)
 p 30 (13) 가 (13) , BOX (12)
 () PL
 [가]
 가 32
 (201) (201) (202) (203) : 205)
 (204) I/O 가
 (206) 가 (205),
 (203) VWL(
 VWLHW, VWLHR, VWLL),
 Vbg (207) (209)가
 (207)가 (208)가
 (208)가 (208) 가
 208) 가 (209) VWL (210) (209)
 (207)가 Vbg가

MISFET

가

(57)

1.

(11);

(12)

MISFET

(MC) -

1

(13) ,

- (16) , (17) ,
가 (15) ,
1 1 2 (18)
MISFET 2 가 1 , 2
가 2 2 .
2.
1 , MISFET 5
1 ,
2 .
3.
1 , 1 , 2 ,
2 .
4.
3 , (18) (11) .
5.
3 , (11) (12) 가 (21) .
6.
3 , (12) 가 (21) .
7.
3 , (WL) ,
(12) 가 (21) ,
.
8.
3 , (12) (13) .
9.
1 , MISFET가 (WL) , MISFET (16) (17) (BL) , (15)
(18) , 가 , .
10.
9 , .
11.
8 , MISFET가 (WL) , MISFET (17) (BL) , (15)
(16) (WL) , 가 (PL) , .
12.
1 , MISFET가 (WL) , MISFET (16) (17) (BL) , (15)
(18) , 가 (PL) ,
.
13.
1 ,

(MC) , MISFET (90) ,
MISFET

14.
13 , (90)

15.
1 , / / , , , ,

16.
15 , (MC) , MISFET (90) ,

17.
(31) (MC) MISFET
MISFET ,
(33) ,
(32) ,
(34) ,
가 ,
(36) ,
(38)
가 ,
가 가 ,
가 2 1 , 2
2 가 1

18.
17 , MISFET 5
1
2

19.
17 , (32) ,

20.
19 ,

21.
17 MISFET가 , MISFET (34) (BL) (PL) ,
(32) (WL) , 가

22.
17 , (MC) , MISFET (90) ,

23.
22 ,

(90)

24.

17

, / /

25.

24

(MC)

MISFET

(90)

26.

(MC)

MISFET

MISFET

가

1

2

-

2

1

-

,

가

MISFET

2

가

2

가

1

,

2

27.

26

1

,

2

MISFET

5

28.

26

1

2

29.

28

(18)

(11)




30.


28

(11)


(12)

가 (21)






셀 영역



주변 영역


5

FD-형 셀




6

FD형 셀의 "0" 상태




7

 $t_{ox}=10\text{nm}, t_{BOX}=30\text{nm}, t_{Si}=25\text{nm}, NA=1.0\text{e}15\text{cm}^{-3}$



8

"0" 기입/판독




9

"1" 기입/판독




10




11

($t_{ox}=10\text{nm}$, $t_{BOX}=30\text{nm}$, $t_{Si}=25\text{nm}$, $N_A=1.0 \times 10^{15}\text{cm}^{-3}$)




12a




셀 영역


12b




주변 영역




셀 영역





주변 영역



셀 영역




주변 영역




셀 영역
(BL을 따른 단면)

16b




셀 영역
(WL을 따른 단면)


17




18







19




20a








26



27



28

