

(19) (KR)  
(12) (B1)

(51) . Int. Cl.<sup>7</sup> (45) 2004 07 14  
H01L 21/8242 (11) 10-0440188  
 (24) 2004 07 02


(21) 10-2001-0069942 (65) 10-2003-0011512  
(22) 2001 11 10 (43) 2003 02 11

(30) JP-P-2001-00220461 2001 07 19 (JP)

(74)

2

(54)



1	PD	MISFET		
2	PD	MISFET		
3	PD	MISFET		
4a	1	FD	MISFET	( ).
4b	1	FD	MISFET	( ).
5	1	FD	MISFET	
6	1	FD	MISFET	
7	1	FD	MISFET	'0', '1'
8	1	FD	MISFET	'0' /
9	1	FD	MISFET	'1' /
10	1	FD	MISFET	
11	1	FD	MISFET	
12a	2			( ).
12b	2			( ).
13a	3			( ).
13b	3			( ).
14a	4			( ).

14b	4			(	)
15	5				
16a	6			(	BL
16b	6			(	WL
17	6	'0'	/		
18	6	'1'	/		
19	6			-	
20a				,	
20b					(mimic)
21	1				
22	21	I-I'	.	.	.
23	21	-	.	.	.
24	21	-	.	.	.
25	5				
26	25	I-I'	.	.	.
27	25	-	.	.	.
28	6				
29	28	I-I'	.	.	.
30	28	-	.	.	.
31	28	-	.	.	.
32					

11 :  
12 :  
13 : p  
14 :  
15 :  
16, 17 :  
18 : n +

, 1 DRAM

(1) JOHN E. LEISS et al, 'dRAM Design Using the Taper-Isolated Dynamic Cell'(IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. ED-29, NO. 4, APRIL 1982, pp. 707-714)  
(2) 3-171768

(3) Marnix R. Tack et al, 'The Multistable Charge-Controlled Memory Effect in SOI MOS Transistors at Low Temperatures'(IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 37, MAY, 1990, pp. 1373-1382)

(4) Hsing-jen Wann et al, 'A Capacitorl  
(1) MOS

(2) MOS , 2 , MOS

(3) SOI MOS SOI 2 가

(4) SOI MOS, NMOS, MOS PMOS, NMOS, NMOS

· NMUS ,

, (1) 가 , , , , , . (2)

가 , . (3) SOI  
, . (4) 그 ,

，，，，，

$$\text{MISFET}_{(11)}, \text{MISFET}_{(12)}, \text{MISFET}_{(16)}, \text{MISFET}_{(17)}, \text{MC}_{(13)}, \text{MC}_{(14)}, \text{MC}_{(15)}$$

1 (15) , 1 (16) , 2

(18) , MISFET , 2 2 가 가 가

2 (31) (MC) MISFET

$$(33) \quad , \quad \text{MISFET} \quad , \quad (32) \quad ,$$

$$(34)$$

(38) **MISFITS** (36) 가 1 2 1

(38) , MISFET 가  
, . 2 가 1 .

2 2 MISFET MI  
CEET 7 (Partially Depleted)

SFET 가 PD MISFET 가 PD MISFET (Partially Depleted)  
가 1 , , , , 2

(4) MISFET가 MOSFET, (5) MISFET, (6, 7) MISFET

n MISFET MC 가  
가 . (7) BL , (5) WL , (6)

MISFET 5 MISFET [p (3)],

'1' . (7) ,  
'0' .

'0', '1' , MISFET , '2'  
Vbody가 '1' Vth1 '0' Vth0







No.	0	1	2	3	4	5	6
NA [cm <sup>-3</sup> ]	1E+15						
tox [nm]	10	10	10	10	10	8	12

tBOX[nm]	30	30	30	20	40	30	30
tSi[nm]	25	15	35	25	25	25	25
Vbg0[V]	-5	-7.5	-4	-4	-6.5	-5	-5
Vbg1[V]	-3	-4.5	-2.25	-2	-3.5	-3	-3
Vbgs[V]	-4.5	-6.75	-3.56	-3.5	-5.75	-4.5	-4.5
Vth0[mV]	1050	1800	710	1100	1050	810	1290
Vth1[mV]	620	1100	410	610	610	490	780
Vth[mV]	430	700	300	490	440	320	510

1 L NA  
 . tox, BOX tBOX, tSi , Vbg0 '0'  
 ( ) , Vbg1 '1'  
 ( ) ,  
 Vbgs , '0'  
 , Vbgs=Vbg0+(Vbg1 - Vbg0)×0.25 , '0'  
 Vth0 , '1'  
 Vth1, Vth  
 1 , tox=10nm ± 20%, tBOX=30nm ± 33%, tSi=25nm ± 40%  
 Vbgs -3.5V -6.75V , '0'  
 Vth0 710mV 1800mV, '1'  
 Vth1 410mV 1100mV

± 10% , 가  
 VWLHW, VWLHR, Vth0, Vth1  
 VWLL , , Vth  
 ,  
 Vbgs , VWLHW/VWLHR/VWLL 가  
 MISFET , '0' / '1' MISFET / Vbg MISFET 3  
 Vth0, Vth1 가 / Vth0  
 Vbgs  
 20b (90) MG S 20b (90) D (80) AG가 (80) MC  
 , , , , (90) AG가 (92, 94, 96, 98)  
 , , , , (90) AG가 (92, 94, 96, 98)가

AC , (92) Vbg MG , Vfg (94) (96) , (98)  
 , (90) / , , , ,  
 '1' , '0' , '0' , '1'  
 , , , , Vth0 , Vth1  
 (90) , , , ,  
 VWLHR, VWLL, Vbg  
 가 ,  
 , , , ,  
 , , , , VWLHW/ VWLHR/VWLL

[ 1 21 1 ]  
 - 1 SOI p (13) 23 , 22, 23 24 21 I-I', -  
 lation) (106) (13) (16) (17) STI(Shallow Trench Iso  
 , p MISFET 가 MISFET

## MISFET

(57)

1.

(11);

(13)

(MC)

1

MISFET

(13)

(16) ,  
 1 1 2 2  
 MISFET 가 가 ,  
 2. 1 2  
 1 , MISFET 5  
 2

3.  
 1 , 1 , 2 ,  
 4.  
 3 , (18) (11)  
 5.  
 3 , (11) (12) 가 (21)

6.  
 3 , (12) 가 (21)  
 7.  
 3 , (12) (WL) 가 (21) ,  
 8.  
 3 , (12) (13)

9.  
 1 MISFET 가 (WL) , MISFET (16) (17) (BL) ,  
 10. (18) ,  
 11. MISFET 가 (WL) , MISFET (17) (BL) (PL) ,  
 (16) ,  
 12. MISFET 가 (WL) , MISFET (16) (17) (BL) ,  
 (18) ,  
 13. ,

(15) ,  
 (17) ,  
 (15) ,  
 (18) ,  
 1 1 2 2

MISFET 가 ,  
 2

13 (MC) , MISFET (90)  
MISFET

14. 13 , (90)

15. 1 , / / , , , ,

16. 15 , (MC) , MISFET (90) ,

17. (31) (MC) MISFET

MISFET

(33) ,  
(32) ,  
,  
(34) ,  
가  
(36) ,  
(38)

MISFET

2 2 1 ,  
가 2 1 ,  
가 2 ,  
가 2 ,

18.

17 1 , MISFET 5  
,  
2

19.

17 , (32)

20.

19 ,

21.

17 , MISFET 가 , MISFET (34) (BL) ,  
(WL) , , (PL)  
(32) , 가

22.

17 , (MC) , MISFET (90) ,

23.

22 ,

(90)

24.

17 , / /

25.

24 , (MC) , MISFET (90) ,

26.

(MC)

## MISFET

MISFET

,

가

1

2

1

—

3

가

2

## MISFEI

26 , MISFET 5  
1  
,  
2

28.

26 , 1

2

3

29.



28 ,  
(18) (11)

30-


(11)


(12)

가 (21)




3  
PD-형 셀






## 센 영역



## 주변 영역


5

FD-형 셀




6

FD형 셀의 "0" 상태




7

 $t_{ox}=10\text{nm}, t_{BOX}=30\text{nm}, t_{Si}=25\text{nm}, NA=1.0 \times 10^{15}\text{cm}^{-3}$ 

8

"O" 기입/판독


( $t_{ox}=10\text{nm}$ ,  $t_{BOX}=30\text{nm}$ ,  $t_{Si}=25\text{nm}$ ,  
 $V_{bg}=-5\text{V}$ ,  $N_A=1.0\text{e}15\text{cm}^{-3}$ )



9


"1" 기입/판독

( $t_{ox}=10\text{nm}$ ,  $t_{BOX}=30\text{nm}$ ,  $t_{Si}=25\text{nm}$ ,  
 $V_{bg}=-5\text{V}$ ,  $N_A=1.0\text{e}15\text{cm}^{-3}$ )




10


( $t_{ox}=10\text{nm}$ ,  $t_{BOX}=30\text{nm}$ ,  $t_{Si}=25\text{nm}$ ,  
 $V_{bg}=-5\text{V}$ ,  $N_A=1.0\text{e}15\text{cm}^{-3}$ )



11


(tox=10nm, t BOX =30nm, t Si =25nm, N A =1.0e15cm<sup>-3</sup>)

12a




셀 영역

12b




주변 영역

13a







셀 영역

13b




주변 영역






셀 영역  
(BL을 따른 단면)

16b




## 셀 영역 (WL을 따른 단면)


17




18




19




20a





20b




21








24






25






28





31



32

