# WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



### INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification <sup>3</sup>:
G05B 19/42; G06F 15/46
B25J 9/00

A1

(11) International Publication Number:

WO 83/01520

(43) International Publication Date:

28 April 1983 (28.04.83)

(21) International Application Number:

PCT/US82/01487

(22) International Filing Date:

21 October 1982 (21.10.82)

(31) Priority Application Number:

314,914

(32) Priority Date:

26 October 1981 (26.10.81)

(33) Priority Country:

US

(71) Applicant: UNITED STATES ROBOTS, INC. [US/US]; 1000 Conshohocken Road, Conshohocken, PA 19428 (US).


(72) Inventors: CHANCE, Peter, E.; 419 Barclay Road, Rosemont, PA 19010 (US). WEISS, Mitchell; 244 E. Montgomery Avenue, Ardmore, PA 19003 (US).

(74) Agent: BERNSTEIN, Alan, H.; Caesar, Rivise, Bernstein & Cohen, Ltd., 21 S. 12th Street, Suite 800, Stephen Girard Building, Philadelphia, PA 19107 (US).

(81) Designated States: AT (European patent), AU, BE (European patent), BR, CH (European patent), DE (European patent), FR (European patent), GB (European patent), JP, LU (European patent), NL (European patent), SE (European patent).

#### Published

With international search report.



In a robotic apparatus having a manipulator arm including plural motors to move the arm to predetermined spatial positions and control means for the arm, a common bus (38) and common memory means (36) connected to the bus. The control means (20) comprises respective microprocessor based controllers (26, 28, 30, 32, 34) for each of the joints, microprocessor based computation means (24) for performing the mathematical computation to control the trajectories of the arm and common microprocessor based coordinating control means for coordinating the activities of the other modular microprocessor based control means. Accessing means (22) is associated with the bus for providing each of the microprocessor based control means with direct, exclusive access to the bus during respective time intervals. The common memory (36) serves as a depository for messages to and from the microprocessor based control means to enable intercommunication between the microprocessor based control means accessing the bus.

### FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

ΑT	Austria	LI	Liechtenstein
. AU	Australia	LK	Sri Lanka
BE	Belgium	LU	Luxembourg
BR	Brazil	MC	Мопасо
CF	Central African Republic	MG	Madagascar
CG	Congo	MR	Mauritania
CH	Switzerland	MW	Malawi
CM	Cameroon	NL	Netherlands
DE	Germany, Federal Republic of	NO	Norway
DK	Denmark	RO	Romania
FI	Finland	SE	Sweden
FR	France	SN	Senegal
GA	Gabon	SU	Soviet Union
GB	United Kingdom	TD	Chad
HU	Hungary	TG	Togo
JP	Japan	US	United States of America
KP	Democratic People's Republic of Korea		

1

# ROBOT ARM CONTROLLER WITH COMMON BUS MEMORY BACKGROUND OF THE INVENTION

This invention relates generally to robotic systems, and more particularly to contollers for robot manipulators.

Various robotic system have been disclosed in the patent literature and are commercially available. Such systems frequently include a manipulator arm for supporting a tool at its free end to move the tool to desired spatial positions to accomplish some desired task, e.g., handling parts for assembly operations, machine loading applications, etc.

The manipulator arms used in such systems are frequently jointed so that the tool can be moved to any position within a three-dimensional envelope, commonly referred to as the working envelope of the arm. One common practice is to form the arm of plural joints with interconnecting links so that the arm is arranged to be moved to simulate movements of a human arm. Hence, such arms frequently include a shoulder joint for rotating the arm about a horizontal axis, a wrist joint for rotating the tool holder about a pitch or a roll axis, etc. The actual movement of the joints of the arm is accomplished by motors or other actuators.

The operation of the motors is usually accomplished under computer control. In this regard, in state-of-the-art robotic systems, the arms are controlled by computer means which include microprocessors for effecting movement of the arm to various positions within the working volume in accordance with predetermined teachable and repeatable programs. To accomplish such computer control, the joint motors frequently have associated with them encoders to provide signals indicative of joint position. These signals are operated on by mathematical computating means in the system's microprocessors so that the exact position of the tool within the working volume is determined to insure accurate arm positioning when the joint motors are operated to move the arm to another position within the working volume.

While such prior art systems are generally suitable for their intended purposes, the interconnections between the microprocessors of the system's controller provides severe constraints on future growth of the system. In this regard, in some prior art systems, in order to add additional processing capabilities, diagnostics, and memory, substantial modification to the circuitry forming the controller is necessary.

### SUMMARY OF THE INVENTION

Accordingly, it is a general object of the instant invention to provide a controller for use in a robotic manipulator system which overcomes the disadvantages of the prior art.

It is another object of the instant invention to provide a controller for a robot manipulator and which is of modular construction to enable a user to readily add capabilities to the system.

It is still a further object of the instant invention to provide in a controller for a robotic manipulator, common bus means for enabling system processors to be provided access to the bus for intercommunication or other operations.

10

15

20

25

30

35

į

· 日本 湯の本 \* はた、\* 、\*\* 、\* たた

It is still a further object of the instant invention to provide in a controller for a robotic manipulator, which controller includes plural, modular microprocessors for performing various system functions, a common bus and common memory means connected thereto to effect communication between the controller's microprocessors.

It is yet a further object of the instant invention to provide a modular microprocessor based controller for a robotic system, whose processors share a common bus and common memory area and which controller can be readily expanded by the inclusion of other modular components by interconnection on the common bus.

These and other objects of the instant invention are achieved by providing a robot apparatus comprising a manipulator arm having plural joints and respective motor means associated with said joints to move said manipulator arm to a predetermined spatial position and control means for said arm. The control means comprises respective modular microprocessor based control means for each of the joint motor means for the contol thereof, microprocessor based control means performing the mathematical computations required to control the trajectories of the arm and common microprocessor based coordinating control means for coordinating the activities of the other microprocessor based control means. A common electrical bus and accessing means for the bus are also provided. Each of the microprocessor based

PCT/US82/01487

5

15

herein.

control means are connected to the common bus by the accessing means. All of the microprocessor based control means operate in parallel with one another. The accessing means provides each of the microprocessor based control means with direct, exclusive access to the bus during respective time intervals.

Other objects and many of the attendant advantages of this invention will be readily appreciated as the same becomes better understood by reference to the following detailed

10 description when considered in connection with the accompanying drawing wherein:

### DESCRIPTION OF DRAWING

Fig. 1 is a schematic diagram of the controller of the instant invention for use in a robotic manipulator arm system;

Fig. 2 is a plan view of a typical microprocessor card used in the controller shown in Fig. 1;

Fig. 3 is a wiring diagram showing the interconnection of various pins of the microprocessor cards shown in Fig. 1;

Fig. 4 is a schematic diagram showing the interconnection 20 between two cards shown in Fig. 1;

Fig. 5 is a table showing various inputs and outputs for address locations of a PROM in each of the cards of the controller;

Fig. 5A consists of two alternative table portions in the 25 PROM table portion of Fig. 5 identified by the legend "See Fig. 5A"; and

Fig. 6 is a table showing inputs and outputs of another PROM of each of the cards of the controller.

Referring now to the various figures of the drawing wherein like reference characters refer to like parts, there is shown generally at 20 in Fig. 1 a contoller for a robotic manipulator arm system like that disclosed and claimed in our co-pending United States Application Serial No. 314,156, filed on October 23, 1981 and entitled Robotic Manipulator Arm, which application is assigned to the same assignee as the instant invention, and whose disclosure is incorporated by reference

The robotic system also includes a teach pendant (not shown) and a manipulator arm (not shown). The arm includes

WO 83/01520 PCT/US82/01487

5

10

15

20

25

26

30

35

- 4 -

various joints and interconnecting links. Each joint includes a closed loop servo system associated therewith for moving the joint to a predetermined position in space.

In the robot arm embodiment disclosed and claimed in our aforementioned patent application, there are five joints, namely, joint 1 (a "base" joint), joint 2 (a "shoulder" joint), joint 3 (an "extension" arm joint), joint 4 (a "wrist pitch" joint) and joint 5 (a "wrist roll" joint).

The controller and the teach pendant include the system's electronics and memory and cooperate to enable the manipulator arm to be taught a program (i.e., one or more positions in space) during a "teach mode". This is accomplished by manually moving the robot arm to desired positions and then depressing a teach switch on the teach pendant to record that position in memory. Once a program is taught, it is in the controller's memory and is thus available for automatic replay or repeat by the arm when called upon to do so.

The teach pendant and controller also cooperate to enable any taught program to be readily edited without necessitating rewriting of the entire program. Thus, the teach pendant includes function editing switches to enable the program to be edited directly by adding points or sub-routines, deleting points, over-writing points, etc.

The controller 20 is the means by which signals are provided to the arm to move the arm to the desired points in space as called for in the program. This function is accomplished by microprocessors in the controller. The arm also includes at each joint an optical shaft encoder, which is a portion of its closed loop servo system. The encoders provide signals which are operated on by the controller's microprocessors to determine the actual spatial position of the arm's joints at any given moment. The controller also includes mathematical computation means for calculating the trajectories of the arm and control means which coordinates the entire operation of the controller.

Thus, as can be seen in Fig. 1, the controller basically comprises an input/output (I/O) control processor 22, a math processor 24, a joint 1 processor 26, a joint 2 processor 28, a joint 3 processor 30, a joint 4 processor 32, a joint 5 processor 34 and a common bus memory 36.

the movement of an associated joint of the robot arm by controlling the operation of the closed looped servo system's motor. To that end, the joint 1 processor is associated with the base joint servo system, the joint 2 processor is associated with the shoulder joint servo system, the joint 3 processor is associated with the extension arm joint servo system, the joint 4 processor is associated with the wrist pitch joint servo system and the joint 5 processor is associated with the wrist pitch joint servo system and the joint 5 processor is associated with the wrist point 1 joint servo system.

The math processor 24 serves as the means for effecting the various mathematical computations necessary to control the 15 trajectories of the manipulator arm. The I/O control processor 22 serves as the overall controller for the system by coordinating the activities of the other local processors, e.g., joint and math processors, and any peripheral equipment used in the robotic system.

In accordance with the instant invention, each of the processors 22-34 are modular, microprocessors. Those microprocessors, as well as the common bus memory 36 are connected on a common electrical bus 38. This feature enables ready intercommunication between various processors forming the system, while also enabling additional processors or other modular electronic or computer components to be added to the system.

The controller includes an I/O control cable 40 having various conductors which interconnect the various processors of the system to effect the control thereof. Software, in the form of programming, to be set forth in detail later, is provided to the processors to run the operation of the system, and, in particular, to control access of the microprocessors to the bus.

In accordance with the preferred embodiment of the instant invention disclosed herein, each of the processors 22-34 is a modular microprocessor card, such as the standard commercially available card sold as Model 10804A by ESI Enterprise Systems of Dover, New Hampshire. Those standard cards are modified somewhat, (as will be described in detail later) to effect proper controller operation. Suffice it to state that each processor card in the controller 22 includes a buffered and



fully-expandable 6502 microprocessor based logic system with onboard RAM, ROM, programmable parallel I/O, programmable interval timers and serial I/O with programmable baud rates. Each card also includes a RAM with sockets for up to 2K bytes, and sockets for up to 8K of EPROM or ROM. Two programmable I/O chips and an asynchronous communication interface adapter with baud rate generator are also included in each card. The common memory card is also a standard CMOS Random Access Memory Card, such as that sold by ESI Enterprise Systems as Model 10701.

In Fig. 2 there is shown a plan view of a typical processing card, e.g., the joint 1 processing card 26. All of the other processing cards are of similar construction save for the individual modifications to the standard ESI 10804A cards, as will 15 be described in detail later.

As can be seen in Fig. 2, each processor card has a J2 connector 42 at its upper end for connection to the I/O control cable 40 and a bus connector 44 at its lower end for connection to the common bus 38. The J2 connector 42 includes 50 output pins, numbered 1-50. As will be seen later, only selected one's of the pins are connected, via the input/output cable control lines 40, to associated pins of the other processor cards of the controller 20. The bus connector 44 includes a total of 56 pins, numbered 1-56, and which are connected to corresponding pins of the other processor cards of the controller 20 by the common bus 38.

In accordance with the commerical embodiment of this invention, the common bus is manufactured by Prolog and is identified as an "STD" bus. The control connections between the processors 22-34 to effectuate access to the bus is provided, via various connections or lines in input/output control cable 40. Those connections are shown in Fig. 3. Thus, as can be seen therein, there are connections between the pin J2 of connector 42 of the I/O control processor card 22, the math processor card 24, the joint 1 processor card 26, the joint 2 processor card 28, the joint 3 processor card 30, the joint 4 processor card 32 and the joint 5 processor card 34. Only those pins which are interconnected with other pins are shown in Fig. 3, and all of the unconnected pins are omitted from that figure in the interest of drawing simplicity. In particular, pins 50 of all of the cards



22-34 are electrically interconnected by common conductor 46 of the I/O cable 40. In a similar manner, all of the pins 49 of all of the processor cards are interconnected by a common conductor 48 of the I/O cable. The pin 44 of the card 22 is interconnected to 5 the corresponding pin of the card 34 by conductor 50. The pin 43 of the card 22 is connected to the corresponding pin of the joint 4 processor card 32 by conductor 52. The pin 42 of the card 22 is connected to the corresponding pin of the joint 3 processor card 10 30 by conductor 54. The pin 41 of the card 22 is connected to the corresponding pin of the joint 2 processor card 28 by conductor 56. The pin 40 of the card 22 is connected to the corresponding pin of the joint 1 processor card 26 by conductor 58. The pin 39 of the card 22 is connected to the corresponding pin of the math 15 processor card 24 by connector 60. The pin 36 of the card 22 is connected to the corresponding pin of the joint 5 processor card 34 by conductor 62. The pin 35 of the card 22 is connected to the corresponding pin of the joint processor card 32 by conductor 64. The pin 34 of the card 22 is connected by the corresponding pin of 20 the joint 3 processor card 30 by conductor 66. The pin 33 of the card 22 is connected to the corresponding pin of the joint 2 processor card 28 by conductor 68. The pin 32 of the card 22 is connected to the corresponding pin of the joint 1 processor card 26 by conductor 70. The pin 31 of the card 22 is connected to the 25 corresponding pin of the math processor card 24 by conductor 72.

In accordance with the main aspect of the instant invention, all of the microprocessor cards of the controller 20 operate in parallel and on a continuous basis internally to perform their desired tasks. However, the processors are sequenced periodically to provide each processor with exclusive access to the common bus 38 during a predetermined period of time for effecting communication with other processors or portions of the system. In that regard, the individual or local processors continue to operate internally to perform their functions until bus access is provided. Thus, no processor card has to enter a "wait" state in which their internal operation effectively ceases until the occurrence of some event. This continuous operation feature enables the maximum utilization of the processing capacity



Brein unber tem ta er at geben ber

of the cards. Accordingly, the joint processors perform the joint maneuvering computations and control, while the math processor card performs its calculations and computations, all occurring continuously without any having to stop operation.

5 The individual processor cards are provided access to the bus sequentially each millisecond in a predetermined order, e.g., starting first with the math processor, followed by the five joint processors and so forth. When a processor card is provided access to the bus, it is said to be operating in the external mode, since 10 it can now communicate with other portions of the system which are connected to the bus. Such other portions can be other processors, (e.g., other joint processors), or other electrical or electronic components used in the system, e.g., bubble memories, diagnostic components, sensory feedback modules, etc.

The common memory card 36 is connected to the bus and serves as the depository of messages from the controllers' processors. Thus, the processors on the bus are enabled to send and receive messages to each other, via the memory card, during their respective bus access time periods. In order to preserve message integrity, only one processor at a time is given access to the bus.

In the commercial embodiment of the instant invention, the I/O processor card has be arbitrarily designated as the 25 driving element in the bus access algorithym by arranging it to direct access to the bus. Thus, in that embodiment, the processors 26-34 are granted access to the bus by the operation of the I/O processor card 22.

Access to the common bus for each processor card is actually effected by the processor card's tri-state buffers. The buffers are made up of the card's integrated circuits Ul, U2, Ul0, Ull, Ul4 and Ul5. The tri-state buffers serve to separate the bus from the card when disabled and to allow signals to pass therethrough in either direction, i.e., read or write, to the bus when enabled. The enablement of the tri-state buffers is controlled by an ABENABLE signal. This signal is produced by the processor card's Ul6 PROM, as will be described later.

While each of the processor cards of the controller 20



include various PROMS, only PROMS U13 and U16 are relevant for the instant invention. The contents of those PROMS are shown in Figs. 5, 5A and 6, respectively. Moreover, each of the processor cards also include various EPROMS for operating the logic defined by the PROMS U3 and U16. In each of the joint processor cards, only one EPROM is necessary and that is located at U9. On the math processor card, as well as on the I/O processor card, EPROMS are provided at both U8 and U9.

In the controller 20 of the instant invention, a low or "0" signal effects operation of the associated circuitry. Thus, when the ABENABLE signal is high or "1", data cannot pass through the tri-state buffers to the common bus 36. Conversely, when the buffers are enabled by a low or "0" ABENABLE signal, data can pass 15 through the buffers to the bus.

In Fig. 6, there is shown in tabular form a map of the various inputs and outputs to PROM U16 of a typical system processor. Thus, the PROM U16 receives five input signals on lines ADA, ADB, ADC, ADD and ADE, namely, MEMRQ (memory request),

- 20 R/W (read/write), 02 In (phase 2 input), BUSAK (bus acknowledge) and BUSRQ (bus request). These inputs are five standard outputs from the card's U12 microprocessor. The I/O control processor card 22 has control of the BUSAK signal to provide the same to the input of the U16 PROM on any other processor card, while the BUSRQ
- 25 signal is provided from the card itself. Thus the I/O control processor card has control of the BUSAK signal, while any one of the joint processor cards 26-34 or the math processor card 24 has control of the BUSRQ signal.

In the internal mode of operation, that is while the 30 processors are operating in parallel and before any processor is given access to the bus, the BUSRQ and BUSAK signals are both high so that the ABENABLE output from the PROMS U16 on the respective processor cards is high. This high signal disables the associated tri-state buffers so that no data can pass therethrough to or from 35 the bus.

As can be seen in Fig. 6, the ABENABLE signal is only low when there is a coincidence of low signals on the BUSAK and BUSRQ



inputs to the PROM U16. Such a coincidence of low signals on the BUSAK and BUSRQ inputs establishes the "external" mode of operation of the card. It is during this mode of operation that the processor card is allowed access to the bus to enable it to communicate with other processors or external portions of the system.

As can also be seen in Fig. 6, even when the BUSAK and BUSRQ signals are both low (so that the card is in the external 10 mode), a low ABENABLE signal is not provided to the card's U16 PROM until there also exists a low MEMRQ signal. The MEMRQ signal is the function of the signals appearing at the inputs of the various address locations for PROM U3 of the card. To that end, as can be seen in Fig. 5, the output signal MEMRQ of U3 is low for 15 all address locations from \$1000 to \$97FF (the symbol \$ meaning hexadecimal code). Thus, at those address locations, the MEMRQ output goes low, whereupon the card's tri-state buffers are enabled to permit the card to communicate with other portions of the system, via the common bus.

- Once the local processor card, that is the joint processor card or a math processor card, which is on the bus, has finished its use of the bus, it raises the BUSRQ input to its Ul6 PROM. This action has the effect of immediately disabling its tri-state buffers, thereby precluding further access to the bus by 25 that card and placing the card back in its internal mode of operation, i.e., internal mode B. The high signal appearing on the BUSRQ line is also coupled, via the I/O cable control line 40, to the I/O control processor card 22, whereupon its BUSAK line ADD is raised high so that the card is in internal mode C.
- In accordance with the commercial embodiment of the instant invention, once any local card takes access to the bus, it can retain such access for as long as necessary, that is until it provides the high signal on its BUSRQ line. In general, each of the local processors is on the bus between 75 and 200

  35 microseconds.

The detailed operation of the I/O processor card 22 and a typical local processor card, such as joint 1 processor card 26, to allow the latter access to the common bus will now be described



5

1

7

1

5

with reference to Fig. 4. As can be seen therein, the I/O processor card 22 and the joint 1 processor card 26 are shown schematically with only certain portions of their integrated circuit complement identified.

Each processor card includes a peripheral I/O (PIO) circuit U22. In accordance with the commercial embodiment of this invention, that circuit is a Rockwell No. 6522. The PIO circuit is a bi-directional, 2-port chip, having ports A and B. As can be seen, port A of the chip U22 of the I/O processor card is connected to the corresponding port of the PIO chip U22 of the joint 1 processor card 26 by conductor 80. That conductor is a portion of the I/O control cable 40 and is also connected to the BUSRQ input of the U16 PROM of the joint processor card 26. The port B of the U22 PIO circuit of the I/O processor card 22 is connected to the CB1 pin of the corresponding PIO chip U22 of the joint 1 processor card 26 by conductor 82. That conductor is also a portion of the control cable 40 and is connected to the BUSAK input of the U16 PROM on the joint 1 processor card 26.

20 The control signals for access to the common bus are generated by the PIO U22 on the I/O processor card and the chosen local processor card. It is these signals which control the tri-state buffers.

As can be seen in Fig. 4, line 82, which is also 25 connected to the CBl pin of the joint 1 processor card 26 PIO U22, is also connected to the U3 PROM BUSAK input line.

Before any local processor card is given access to the bus by the I/O control processor card 22, as will be set forth hereinafter, the I/O control card gets itself off the bus under control of its Ul6 PROM.

Each processor card is given access to the bus once each millisecond. This action occurs through the operation of one of timers in the I/O processor's PIO chip U22. In this regard, the timer in the PIO chip provides an interrupt signal once each millisecond. This repetitive signal is used to cause the program which is in the I/O processor card 26 EPROM to go into an "interrupt" routine. This routine is specifically shown in the software set forth later. The interrupt routine is provided to



sense that there is a true timer interrupt. If so, then a bus grant routine is utilized. The bus grant routine is also described in the sofware set forth later. Thus, when the "interrupt" is a timer interrupt, the first thing which occurs is that a high signal is provided on the BUSRQ input to the I/O control processor's PROM U16. This action causes that card's tri-state buffers to isolate the card from the bus. After that occurs, the I/O control processor card allows the next successive local processor access to the bus. In particular, the

- 10 local processor access to the bus. In particular, the corresponding bit of port B of the PIO circuit U22 of the I/O processor card goes low. This signal is coupled by line 82 of the I/O control line 40 to the CBl pin of the corresponding PIO on the next processor, e.g., the joint 1 processor card 26. This low
- 15 BUSAK signal is also provided as an input to the PROM U16 of the joint 1 processor card 26, which causes a low signal to appear on the high order bit of the PIO U22 of that card's port A. That low BUSAK signal is provided as an input to the PROM U16 of the card 26. Thus, there is a coincidence of low BUSAQ and BUSAK signals
- at the inputs to PROM U16. This places the joint 1 processor card in the "external mode" to allow it access to the bus. As seen in Fig. 5, when the joint 1 processor accesses a memory space between \$1000 and \$97FF, the MEMRQ line goes low. This signal is provided as an input to the PROM U16, whereupon the low ABENABLE signal is
- 25 produced. Accordingly, the tri-state buffers of the card 26 are enabled to give the card access to the bus to either read or write data at any location within these address limits.

The common bus memory card 36 is electrically connected to the bus at all times and thus receives data written from the 30 joint 1 processor card.

At the time that the low BUSRQ signal is provided to the input of PROM U16 of the joint 1 processor card 26, it is also provided by the conductor 80 of the I/O control line 40 back to the port A of the PIO U22 of the I/O processor card 22.

35 Accordingly, the I/O processor card is advised that a bus grant was taken by the joint 1 processor, and thus the I/O processor card now sits in a wait loop until line 80 goes high.



When the joint 1 processor has completed any use it may or may not have had for the bus 38, it concludes its external mode of operation by raising the high order bit of its PIO U22 at port A. This has the effect of disabling the tri-state buffers of the processor card 26 and, in addition, informs the I/O processor, via its PIO chip U22, that the joint processor card 26 has finished with the bus. The I/O processor then raises the appropriate bit of port B. This action causes the BUSAK line to go high placing the PROM U16 back in internal mode C. The I/O processor card 22 performs the same operation in conjunction with the joint 2 processor card 28 to provide it with access to the bus. Each successive processor is provided access to the bus in order. The I/O processor has access to the bus during the remainder of the one millisecond interval after all the local processors have had access to the bus.

As will be appreciated from the foregoing, both the sending I/O processor card 22 and the receiving local processors 24-36 must provide a positive indication that the I/O processor card has granted access to the bus and that the local processor has taken positive action to take advantage of the bus grant. This collective positive action required from both the sending and the receiving processors within the system guarantees that only one processor's tri-state buffers will be enabled at any one time. Accordingly, only one processor can provide signals on the bus at any one time. This avoids various electrical and software problems of having more than one processor accessing the bus at the same time.

In accordance with the instant invention, any number of processors can be physically connected on the common bus 38 for sequential electric access thereto. Thus, it is necessary that the I/O processor card determine how many of the other processors are physically connected to the bus. The algorithm for determining this fact is established in the software program identified as "TELWHO", also set forth hereinafter. Suffice it to say that the "TELWHO" program is as follows: When the power supplies to the bus are first turned on, initialization routines determine how many processors are on the bus. This occurs by each processor



化对抗分析 经分分的 医神经炎 医神经炎 化转换线 经特别的 医拉特耳氏征 使数据人 经现代人 的复数人物的复数形式 医结节性 化二氯甲基甲基甲基甲基

being given a message at a fixed location in the common bus memory card 38. This identifies each processor. With this identification information, each local processor can calculate its 5 unique address in the common memory where it can send or receive messages. The routines for accomplishing the above are "WHICH" and "RAMADD", as set forth hereinafter. Later, the I/O processor card 22 sends out a second message through the described communication means which requests that each processor card on the 10 bus to answer the question, "ARE YOU AWAKE?" This question is in the form of a coded message which each processor recognizes as the "AM I AWAKE" message. That message is provided, via the common bus from the I/O processor card to the common memory card. When each joint processor gets an opportunity to get on the bus during 15 the first operational sequence, it reads the "AM I AWAKE" message into its own buffer memory. When the processor then goes "off" the bus, it is operating in the internal mode at which time it determines that it is, indeed, awake. During the next interval that the processor has access to the bus, it sends out a "I AM 20 AWAKE" message on the bus to the common memory. When the I/O processor card has access to the bus, it reads the "I AM AWAKE" message and sets a bit in the "ALIVE" location in the I/O processor's data memory. This memory includes bits indicating which of the processors connected to the bus are alive. That 25 information is necessary for the operation of the interrupt routine since that information is used by the I/O processor card to see if a processor is alive before allowing that processor to access the bus and to identify to the I/O processor card where on the bus the local processors are located.

As set forth above, during the initialization phase, the joint processors, as well as the math processor, are each arranged to calculate an address in the common memory to which they will send or receive messages. It is this initial operation that allows an arbitrary number of processors to be connected to the 35 bus. In addition, the local processors assigned position on the bus is established at this time. Thus each processor on the bus has a unique address on the common memory card through which messages are sent and received.



been received.

The common bus memory card 36 is physically connected to the common bus like all processor cards 22-34. However, it has electrical access to the bus at all times, unlike the processor 5 cards 22-45. This is necessary inasmuch as the common memory card 36 is used in the controller 20 as the depository for messages between various processors on the bus. Thus, once the assignment of each processor has been made on the bus as set forth above, specific ranges of memory are reserved in the memory card for the 10 messages to and from that particular processor. In the commerical embodiment of the controller of the instant invention, the locations \$1000-\$1100 are reserved for interprocessor communication. A message to a processor is delivered to a specific location within that processor's memory space on the memory board. In order to retain message integrity, that is to verify 15 that the data was received by the processor to whom it was directed and was not overwritten by new messages, the high order bit in the command byte serves as a signal to indicate whether a message was active (unreceived) or not. In this regard, if the 20 high order bit of the command byte is high, that means that a message was not received by the processor to whom the message was directed. When the receiving processor is allowed access to the bus and actually receives the message through the bus from the common memory card 36, it clears the high order bit of the command 25 byte, i.e., changes it to "0" and writes it back into the same memory location. This action indicates that a message was received and that a new message may now be written. If the sending processor notices that the high order bit is set ("1"), it will not overwrite the existing message, but will wait until the 30 high order bit is cleared. This procedure guarantees that no message is overwritten by any other message until after it has

As should be appreciated from the foregoing, the common bus memory card 36 serves as a storage area for messages between 35 the individual processors of the system. Thus, intercommunication between the processors on the bus is accomplished indirectly through the common memory card. The individual processors forming the controller 20 operate in parallel, that is they operate



continuously in their internal mode to perform their calculations and are sequentially given access to the bus to provide data to the common memory card or for receiving data from the common memory card. Data which is provided to the common memory card is thus made available for other processors to read when such processors gain access to the bus. The memory card 36, in addition to serving as the common communication area between the processors of the system, also provides the robotic system with means for storing robot programs. In the commercial embodiment of the

of the system, also provides the robotic system with means for storing robot programs. In the commercial embodiment of the instant invention, the memory card 36 is a CMOS card with a battery backup so that when the robotic system is turned off, the stored robot programs remain in memory.

It must be pointed out at this juncture that while the common bus memory card is important insofar as enabling communication between the processors, the instant invention is of broader scope. In this regard, by the use of the common bus, with each of the processors of the controller connected thereto and given access to the bus sequentially, one can add as may processors or other peripheral equipment to the system as is required to perform a desired task. Thus, in the context of the instant invention, the memory card is only necessary for communication between the processors.

As noted earlier, each of the processor cards is a basic ESI 10804A card, which has been modified slightly for use in the controller 20. To that end, the joint processor cards are modified from the standard cards provided by the manufacturer as follows: The pins 41, 42 and 44 of the common bus connector 44 are electrically isolated form the circuitry of the card. The pins 13-19, 31-37 and 39-46 at the J2 connector 42 are all electrically isolated from the circuitry of the card. In addition, the pins 13-20 of the J2 connector are all electrically interconnected as are pins 31-38 and pins 39-47. Moreover, the pin 38 of the J2 connector is connected to the pin 13 of the U16 PROM of the card. Furtherstill, the pin 47 of the J2 connector is connected to pin 14 of the U16 PROM.

The I/O processor is also a standard ESI 1084A card which has been modified as follows: The integrated circuit U21 is



removed. The pins 41, 42 and 44 of the common bus connector 44 are electrically isolated from the circuitry of the card. The pin 46 of the J2 cable connector 42 is electrically connected to pin 14 of the U16 PROM of the card. In addition, pin 50 of the connector 42 is electrically interconnected to pin 13 of the U16 PROM.

The EPROMS sockets of the I/O processor card 22 are also modified to accomplish addressing of the I/O processor EPROMS. In 10 this regard, in U9 there is provided a 4K EPROM, whereas, in U8 there is provided an 8K EPROM. In addition, pin 21 of U8 and pin 21 of U9 are electrically isolated from each other. Furtherstill, pin 21 of U8 and pin 22 of U12 are all electrically connected. In addition, the jumpers A, B, C, D, E and F are electrically 15 isolated from the EPROMS. Furthermore, there is an electrical connection between jumper A and A3, B and B1, C and C1, D and D1, E and E1 and F and F1 to the EPROMS.

The math processor card 24 is also a standard ESI 10804A card which has been modified as follows: Pins 31-37 and 39-46 of 20 the I/O connector cable 42 are electrically isolated from the corresponding portions of the card. Pins 31-38 of the connector 42 are electrically interconnected as are pins 39-47. Pin 38 of the connector 42 is electrically connected to pin 13 of the card U16 PROM. Pin 47 of the connector J2 is electrically connected to 25pin 14 of the card U16 PROM. Pins 41, 42 and 44 of connector 44 are electrically isolated from the associated circuitry on the card.

As described heretofore, the electrical access to the common bus is accomplished through the operation of the PROMS U3 30and U16 of each of the cards under the direction of the software in their EPROMS. In this regard, the EPROMS set the level to the inputs of the PROMS U3 and U16 in such a manner that each processor card gains access to the common bus, as set forth heretofore. The EPROMS U8 and U9 also include additional 35programming for effecting other operations of the robotic system not germane to the instant invention.

In Fig. 5 the inputs and outputs for various address locations of the PROM U3 are mapped in tabular form. Fig. 6 is a



similar address map showing the inputs and outputs for the U16 PROM.

The address locations of the U3 PROM in Fig. 5 are shown in the leftmost column and are written in hexadecimal code. The inputs to the PROM are provided on lines ADA, ADB, ADC, ADD and ADE, respectively. The outputs of the U3 PROM are provided on line DO1, DO2, DO3, DO4, DO5, DO6, DO7 and DO8 and correspond to signals CO ROM 166, C1 ROM 167, IORQ, MEMRQ, INTIO, SI, SO and NC.

10Insofar as the instant invention is concerned, only the MEMRQ signal, as described heretofore, is used by the controller 20 to provide access to the common bus for the system's processors.

As shown in Figs. 5 and 5A at the address locations E000-F800 there are two available sets of outputs DO1 and DO2.

15 Those two sets of outputs are identified as mode A and mode B.

The outputs of mode A represents the manner of accessing 4K of
PROM space, while the outputs of mode B represents the accessing
of 8K of PROM space. These two modes are necessary in order to
utilize either 4K or 8K EPROMS. In this regard, in the joint

20 processors in the commerical embodiment of the instant invention, the outputs of PROM U16 are mode A outputs, since 4K of PROM space is used. In the math processor card, 8K of PROM space is used. Thus, the PROM U16 outputs are the mode B outputs.

Attached hereto as Exhibit A (pages Al-Al0) is the 25 software (programming) described heretofore for effecting operation of the controller. The programming is set forth in the language identified as CSL-65 and M65, both of which are sold by Compass Microsystems of Ames, Iowa.

As will be appreciated from the foregoing, the controller 30 of the instant invention is formed of modular microcomputer based components and has a common bus and common memory. These features permit the simple addition of plug-in modules to enable the user to add system capabilities, as desired. Thus, the system can be expanded to include various additional capabilities, such as

bubble memory, diagnostics, etc. Moreover, by interconnecting all the processors on a common bus, the processing load throughout the system can be shared expeditiously. Furtherstill, inasmuch as the individual processors operate continuously without requiring any



- 19 -

to go into a wait mode before gaining access to the bus, maximization of processing capacity is effectuated.

Without further elaboration, the foregoing will so fully illustrate our invention that others may, by applying current or future knowledge, readily adapt the same for use under various conditions of service.

10

15

20

25

30



### CLAIMS


What is claimed as the invention is:

- 1. A robot apparatus comprising a manipulator arm having plural joints and respective motor means associated with said joints to move said manipulator arm to a predetermined spatial position and control means for said arm, said control means comprising respective modular microprocessor based control means for the control of said motors, microprocessor based control means for performing the mathematical computations required to control the trajectories of said arm and common modular microprocessor based coordinating control means for coordinating the activities of said other modular microprocessor based control means, a common electrical bus and accessing means for said bus, each of said microprocessor based control means being connected to said common by said accessing means, all of said microprocessor based control means to operating in parallel with one another, said accessing means providing each of said microprocessor based control means with direct access to said bus.
- 2. The apparatus of Claim 1 wherein said bus is arranged to have connected thereto additional components for said apparatus by use of said accessing means.
- 3. The apparatus of Claim 1 additionally comprising common memory means connected to said bus and serving as a depository for messages to and from said microprocessor based control means to enable intercommunication between said microprocessor based control means through said bus and said common memory means.
- 4. The apparatus of Claim 3 wherein said microprocessor based control means which are connected to said bus are given access to said bus in serial sequence.
- 5. The apparatus of Claim 4 wherein said bus is arranged to have connected thereto additional components for said apparatus by use of said accessing means.
- 6. The apparatus of Claim 4 wherein none of said microprocessor based control means has to go into a wait state before having access to said bus.





- 7. The apparatus of Claim 1 wherein said common microprocessor based coordinating control means is arranged to produce signals whenever access is to be given to another microprocessor based control means and wherein said other microprocessor based control means is arranged to produce signals when it desires access to said bus, whereupon said other microprocessor based control means is granted access to said bus by said accessing means.
- 8. The apparatus of Claim 7 additionally comprising common memory means connected to said bus and serving as a depository for messages to and from said microprocessor based control means to enable intercommunication between said microprocess based control means through said bus and said common memory means.
- 9. The apparatus of Claim 8 wherein said microporocessor based control means which are connected to said bus are given access to said bus in serial sequence.
- 10. The apparatus of Claim 9 wherein said bus is to have connected thereto additional components for said apparatus by use of said accessing means.
- 11. The apparatus of Claim 1 wherein said access is exclusive during respective time intervals.
- 12. The apparatus of Claim II wherein said time intervals are sequential.






2/5







3/5



## SUBSTITUTE SHEET

4/5

F1G. 5										16	_ [	70 "	C <sub>1</sub>	CI ROM 167	CO ROM 166
<i>U3</i>	7/2		1 7	212	AK	7/	γc	2	} ;	7	21.0	MEMHG	10R0	C1 PC	CO R
ADDRESS				UT.			•		01 (B	ידע יאני	PU7 4R:	rs Y)		•	_
LOCATIONS						_	<u>~</u>	_							_
(HEXADECIMAL CODE)	405	400	2 5	3 3	אנים	404	800	007	900	מי מי מי	3 6	0 0	500	00%	100
' 0000 `	0	0	0	) (	7 (	0	0	0	1		/   .	1	/	/	1
0800	0	0	0	) (	2	/	0	1	0	7	/ /		/	/	1
1000	0	0	0	1	1	0	0	1	1	1	1	2	/	/	/
1800	0	0	0	2 /	<u>'                                      </u>	1	0	1	1	1	'	2 .	/	/	/
2000	0	0	1		+	2	0	1	1	1	0	2 /	4	<u>′</u>	/
2800	0	0	1	4-	+	4	0	/	1	1	6	7/	<u>'   '</u>	1	<u>/</u>
3000	0	0	1	1/	(	21	0	/	1	1	0	1/	1	1	4
3800	0	0	1	1	1	-+	0	/	1	1	0		1	1	4
4000	0	1	0	0		2	0		1	1	0	1/	1		4
4800	0	1	0	0	1/	1	2	_	1	1	0	1	1	-	4
5000	0	1	0	1	0	4	2	/	1	1	0	1/	1	1	4
5800	0	1	0	1	1/	4	0	1	1	1	0	1	1	1	
6000	0	/	1	0	C	7	0	/	1	1	0	1	1	1	4
6800	0	1	1	0	1	4	2	/	1	1	0	1	1	1	
7000	0	/	1	1	0	4	2	/	1	1	0	1	1	1	
7800	0	1	1	1	1	1	2	/	1	1	0	1	1	1	
8000	/	0	0	0	0	+-		/	/	1	0	1	1	1	
8800	/	0	0	0	1	(	2	4		1	0	1	1	1	
9000	/	0	0	1	0	10	2	4	1	1	0	0	1	1	
9800	/	0	0	1	1	10	긱	/	/	0	1	1	1	1	
A000	/	0	/	0	0	0	2	4	/	1	0	1	1	1	
A800	1	0	/	0	1	0	1	/	/	1	0	1	1	1	<u></u>
<i>B000</i>	/	0	/	1	0	0	)	4	1	<u>/</u>	0	1	1	1	
<u></u>		0	/	1	1	0		4	4	/	0	1	1	1	
ļ	4	/	0	0	0	0	1	1	/	/	0	1	1	1	
<b>⊢</b>	/	<del></del>  -	0	0	/	0	1	-	/	1	0	/	1	1	
<u> </u>			0	/	0	0	1	_	/	1	0	7	1	1	
<u> </u>			0	1	/	0	1	1	/	1	0	1	1	1	
j	<u> </u>	4	4	0	0	0	1		/	/	/	/	SE	Ε	1
<del> </del>	4	4	1	0	/	0	1	1	/	/	/	1	F	G.	
ļ		4	4	1	0	0	1	1	/	/	/	/	54	1	
F800	1	<u>/</u> _	/	4	1.	0	1		/	/	1	1			



5 / 5

	INPUTS OUTPUTS FROM UI2	
FIG. 6	BUSRO BUSAK  Ø2 IN R/W  WE (Ø2)  Ø2 WR (Ø2) RO (Ø2)  ABENABLE  DBIN	
<u>U16</u>	40E 40D 40C 40B 40A 60G 60G 60G 60G 60G	
	0000011011001 EXT WRITE SETUR	>
EXTERNAL MODE	O O O O I I I I O I I I I O EXT READ SETUP O O O I O I I I O I I I I I I I O O I O O I I I I	,
	0 0 1 1 0 0 1 1 1 0 0 1 0 EXT READ	
	0100011011111	
· ·	0 1 0 0 1 1 1 0 1 1 1 1	
	010101101111	
INTERNAL MODE	01011101111	
A	011000111111	
	01100111111	
	01111011111	
	100001101111	
	100011101111	
	100101101111	
INTERNAL MODE	10011101111	
B	101000111111	
	1010100111111	
	101100111111	
	10111011111	
	11000110111	
	1 1001110111	
	1 1 0 1 0 1 1 0 0 1 1 1 1	
INTERNAL MODE		
С		
	111010011111	
	111100111111	

SUBSTITUTE SHEET

WIPO WIPO

I. CLASSIFICATION OF SUBJECT MATTER (if several classification symbols apply, indicate all) 3								
According to International Patent Classification (IPC) or to both National Classification and IPC INT CLASS 3G05 B 19/42 G06F 15/46 B25J 9/00								
US Class 364/200; 364/513								
II. FIELDS SEARCHED								
	Minimum Documentation Searched 4							
Classification	on System		Classification Symbols					
		364/200						
US		364/513						
•								
		Documentation Searched other to	han Minimum Documentation are included in the Fields Searched 5					
		to the Extent that does not						
W 500U	WENTS C	ONSIDERED TO BE RELEVANT 14						
Category *	Citati	on of Document, 16 with indication, where appr	ropriate, of the relevant passages 17	Relevant to Claim No. 18				
A	IIS .	A, 4,178,632 11 Decem	ber 1979	1-12				
A		(Anthony)		1 12				
Y	US, A	1, 4,141,067 20 Februa	ry 1979	1-12				
		/Malaman)		1-12				
Y	US, A	(MCLagan) A, 4,128,881 5 Decemb	per 1970	'-'-				
32		(Yamamoto et al) A, 4,237,534 2 Decembe		1-12				
Y		(Felix)						
A	us.	A, 4,263,538 21 April	1981	1-12				
••	,	(Richiardi)						
	į.							
			•					
•								
		•						
	ļ			<u> </u>				
"A" dor	rument defit	s of cited documents: 15 ning the general state of the art which is not	"T" later document published after to or priority date and not in confl cited to understand the princip					
con	isidered to	pe of particular relevance nt but published on or after the international	invention	as the claimed invention				
filing date cannot be considered novel or cannot be considered novel or cannot be considered novel or cannot be								
which is cited to establish the publication date of another which is cited to establish the publication date of another "Y" document of particular relevance; the claimed invention which is cited to establish the publication date of another "Y" document of particular relevance; the claimed invention to the publication date of another "Y" document of particular relevance; the claimed invention to the publication date of another "Y" document of particular relevance; the claimed invention to the publication date of another "Y" document of particular relevance; the claimed invention to the publication date of another "Y" document of particular relevance; the claimed invention to the publication date of another "Y" document of particular relevance; the claimed invention to the publication date of another "Y" document of particular relevance; the claimed invention to the publication date of another "Y" document of particular relevance; the claimed invention to the publication date of another "Y" document of particular relevance; the claimed invention to the publication date of another "Y" document of particular relevance; the claimed invention to the publication date of another "Y" document of particular relevance; the claimed invention to the publication date of another "Y" document of particular relevance; the publication date of another "Y" document of particular relevance; the publication date of another "Y" document of particular relevance; the publication date of another "Y" document of particular relevance; the publication date of another "Y" document of particular relevance; the publication date of another "Y" document of particular relevance; the publication date of another "Y" document of particular relevance; the publication date of another "Y" document of particular relevance; the publication date of another "Y" document of particular relevance; the publication date of another "Y" document of particular relevance and "Y" document of particular relevance and "Y" document of particular relevance and "Y" docu								
"O" document referring to an oral disclosure, use, exhibition or								
other means in the art.								
"P" document published prior to the international filing, date but "&" document member of the same patent family later than the priority date claimed								
IV. CERTIFICATION  Date of the Actual Completion of the International Search 2  Date of Mailing of this International Search Report 2								
Date of th	Date of the Actual Composition of the Actual							
	12	Jannuar 1983	IS JAN 1500					
Internation	International Searching Authority 1 Signature of Authorized Officer 20							
ISA/US			FEITY D CRIBER	of Trulic-				

FURTHE	R INFORMATION CONTINUED FROM THE SECOND SHEET	
Y	N ELECTRONIC MAGAZINE Book Series McGraw Hill	
-	publishers Issued 1976 pages 44-48	
	M.Shima: 2-80 Chip set heralds third microprocessor generation page 47 of interest	1-12
	microprocessor generation page 47 of interess	1-12
Y	N ELECTRONICS Issued Sept. 18,1975 pages	
	81-87 Jack H. Morris et al: Scamp micropro-	
	cessor aims to replace mechanical logic,	4.40
	page 83 figure 2 of interest.	1-12
-		
	The state of the s	
	SERVATIONS WHERE CERTAIN CLAIMS WERE FOUND UNSEARCHABLE 10	
	national search report has not been established in respect of certain claims under Article 17(2) (a) for	
1. Clair	n numbers, because they relate to subject matter 12 not required to be searched by this Auth	nority, namely:
	n numbers, because they relate to parts of the international application that do not comply wi	th the prescribed require-
men	is to such an extent that no meaningful international search can be carried out 18, specifically:	
VI. OB	SERVATIONS WHERE UNITY OF INVENTION IS LACKING 11	•
This Inter	national Searching Authority found multiple inventions in this international application as follows:	
	·	•
1. □ As a	Il required additional search fees were timely paid by the applicant, this international search report cov	vers all searchable claims
	e international application.	ord an obardinasio diamic
	only some of the required additional search fees were timely paid by the applicant, this international s	search report covers only
tnos	e claims of the international application for which fees were paid, specifically claims:	
	equired additional search fees were timely paid by the applicant. Consequently, this international sear	ch report is restricted to
the i	nvention first mentioned in the claims; it is covered by claim numbers:	
4. Asa	Il searchable claims could be searched without effort justifying an additional fee, the International Se	arching Authority did not
invite	e payment of any additional fee.	
Remark on		
=	additional search fees were accompanied by applicant's protest. rotest accompanied the payment of additional search fees.	
L 140 h	rocest accompanied the payment of additional scales lees.	

:1