



US006995058B2

(12) **United States Patent**
Suenaga et al.

(10) **Patent No.:** **US 6,995,058 B2**
(45) **Date of Patent:** **Feb. 7, 2006**

(54) **SEMICONDUCTOR MEMORY DEVICE AND MANUFACTURING METHOD THEREOF**

(75) Inventors: **Kazufumi Suenaga**, Yokohama (JP); **Kiyoshi Ogata**, Yokohama (JP); **Kazuhiko Horikoshi**, Kawasaki (JP); **Jun Tanaka**, Chigasaki (JP); **Hisayuki Kato**, Kokubunji (JP); **Keiichi Yoshizumi**, Kokubunji (JP); **Hisahiko Abe**, Mito (JP)

(73) Assignee: **Renesas Technology Corp.**, Tokyo (JP)

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

(21) Appl. No.: **10/183,669**

(22) Filed: **Jun. 28, 2002**

(65) **Prior Publication Data**

US 2002/0182754 A1 Dec. 5, 2002

Related U.S. Application Data

(60) Continuation of application No. 09/850,224, filed on May 8, 2001, now Pat. No. 6,579,754, and a continuation of application No. 09/848,420, filed on May 4, 2001, now Pat. No. 6,445,025, which is a division of application No. 09/288,672, filed on Apr. 9, 1999, now Pat. No. 6,239,457.

(30) **Foreign Application Priority Data**

Apr. 9, 1998 (JP) 10-097117

(51) **Int. Cl.**
H01L 21/8242 (2006.01)

(52) **U.S. Cl.** **438/240**; 438/3; 438/396

(58) **Field of Classification Search** 438/3, 438/240, 253, 396; 257/295

See application file for complete search history.

(56) **References Cited**

U.S. PATENT DOCUMENTS

5,828,098 A	10/1998	Shimada et al.	
5,973,911 A	10/1999	Nishioka	
6,025,205 A *	2/2000	Park et al.	438/3
6,143,597 A	11/2000	Matsuda et al.	
6,144,057 A	11/2000	Yamazaki	
6,239,457 B1	5/2001	Suenaga et al.	
6,285,048 B1	9/2001	Azuma et al.	
6,346,424 B1 *	2/2002	Schindler et al.	438/3
6,417,110 B1 *	7/2002	Boyer	438/700

(Continued)

FOREIGN PATENT DOCUMENTS

JP	5259389	10/1993
JP	6-151601	5/1994
JP	7-142600	6/1995

(Continued)

OTHER PUBLICATIONS

“Preparation and Electrical Properties of High Quality PZT Thin Films on RuOx Electrode”, Lee et al., Integrated Ferroelectrics, 1995, vol. 10., pp. 145-154.

(Continued)

Primary Examiner—George Eckert


Assistant Examiner—N. Drew Richards

(74) *Attorney, Agent, or Firm*—Antonelli, Terry, Stout & Kraus, LLP

(57) **ABSTRACT**

The present invention is a high quality semiconductor memory device using a ferroelectric thin film capacitor as a memory capacitor at a high manufacturing yield, the ferroelectric thin film of the capacitor is specified such that the relative standard deviation of crystal grain sizes is 13% or less, to thereby ensure a high remanent polarization value and a small film fatigue (large rewritable number).

12 Claims, 10 Drawing Sheets



U.S. PATENT DOCUMENTS

6,551,652 B2* 4/2003 Qiu et al. 427/100
6,579,754 B2* 6/2003 Suenaga et al. 438/240

FOREIGN PATENT DOCUMENTS

JP 10012832 6/1996
JP 9008246 1/1997
JP 09045872 A * 2/1997
JP 09064309 A * 3/1997
JP 9282943 10/1997
JP 10-012832 A 1/1998

OTHER PUBLICATIONS

“Large-Sized Sample SPM Observation System Operation Guide”, (pub. Tokyo Technica), Apr. 1996.

The Whole of Non-erasable IC Memory RAM (edited by Tomoji Kawai, pub. Kougyou Chousa Kai, 1996), pp. 202-219.

“Ferroelectric Thin Film Memory” (pub. by Science Forum, 1995), pp. 225-229.

Text of Realize Corporation’s Advanced Technical Lecture entitled “Advanced Technology of Nonvolatile Ferroelectric Thin Film Memory and Problem Associated with Process Technology (Realize Corporation, 1996)” .

Kazuo Hirata et al., “Pb (Zr, Ti) O₃ Thin-Film Preparation by Multitarget Magnetron Sputtering”, Jpn. J. Appl. Phys. vol. 31, No. 9B (1992), pp. 3021-3024.

* cited by examiner

FIG. 1A




FIG. 1B




FIG. 2A




FIG. 2B




FIG. 3




FIG. 4A




FIG. 4B




FIG. 5A




FIG. 5B




FIG. 6




FIG. 7A




FIG. 7B




FIG. 8A




FIG. 8B




FIG. 8C




FIG. 8D




FIG. 9





FIG. 10



SEMICONDUCTOR MEMORY DEVICE AND MANUFACTURING METHOD THEREOF

CROSS-REFERENCE TO RELATED APPLICATIONS

This application is a (i) continuation of U.S. application Ser. No. 09/848,420, filed May 4, 2001 now U.S. Pat. No. 6,445,025, and is, also, a (ii) continuation of U.S. application Ser. No. 09/850,224, filed May 8, 2001 now U.S. Pat. No. 6,579,754, said application Ser. No. 09/848,420 is, in turn, a continuation and said application Ser. No. 09/850,224 is, in turn, a divisional of prior, original U.S. application Ser. No. 09/288,672, filed Apr. 9, 1999, now U.S. Pat. No. 6,239,457; and the entire disclosures of which are hereby incorporated by reference.

BACKGROUND OF THE INVENTION

The present invention relates to a semiconductor memory device using a ferroelectric thin film, which is most suitable for a ferroelectric nonvolatile memory or high density DRAM, and to a method of manufacturing the semiconductor memory device.

(1) A conventional ferroelectric thin film capacitor has, as described in "Ferroelectric Thin Film Memory" (published by Science Forum, 1995), page 227, a stacked structure of Pt upper electrode/ferroelectric layer (PZT)/Pt lower electrode.

(2) Based on a surface observation photograph by a scanning electron microscope for a PZT ferroelectric thin film crystallized on a lower electrode, described in Integrated Ferroelectrics, 1995, Vol. 10, pp. 145-154, an average crystal grain size is about 180 nm and a relative standard deviation of crystal grain sizes is about 15%.

(3) In a method of forming a thin film described in Japanese Patent Laid-open No. Hei 7-142600, a compound of BaTiO_3 is formed on a Pt thin film, whereby orientation of a ferroelectric thin film is controlled by allowing crystal orientation of the ferroelectric thin film to follow that of the Pt thin film, to thereby ensure remanent polarization.

(4) In an oriented ferroelectric thin film described in Japanese Patent Laid-open No. Hei 6-151601, an epitaxial or oriented buffer layer having a two-layer structure on a semiconductor single crystal substrate and an epitaxial or oriented perovskite ABO_3 type ferroelectric substance is formed thereon, to obtain a highly oriented ferroelectric thin film.

In the above references, description is made of the non-volatile memories using a ferroelectric substance as a capacitor. The problems to be examined, however, are also present in DRAMs using a ferroelectric substance as a capacitor.

(5) For example, as described in "Ferroelectric Thin Film Integration Technology" (published by Science Forum, 1992), pages 13-16, for a 256 Mb DRAM or the like, an attempt has been made to use a crystal thin film made from a high dielectric constant material such as BaSrTiO_3 or the like for a capacitor.

In the above-described references (1) and (2), it is difficult to control the crystal grain size and orientation of the ferroelectric thin film. When such a ferroelectric thin film is patterned to form a memory capacitor, a variation in characteristics between memory cells becomes large because of a large variation in crystal grain size, a larger variation in crystal orientation, and a larger surface roughness of each of the ferroelectric thin film and an electrode. This makes it

difficult for all of the memory cells to equally obtain sufficient characteristics, giving rise to a problem in exerting adverse effect on the stability in manufacturing yield.

In the above-described reference (3), a variation in orientation is reduced; however, since a variation in grain size of crystal grains in a memory cell is large, a leakage current occurs, an effective voltage between capacitors is reduced because of concentration of an electric field at a grain boundary portion present in the thin film in the film thickness direction, or remanent polarization becomes uneven, which results in degradation of the performance of the memory cell.

SUMMARY OF THE INVENTION

An object of the present invention is to solve the above-described problems, and to provide a ferroelectric thin film capacitor capable of reducing a variation in characteristics between memory cells, thereby realizing a highly integrated ferroelectric memory having an enhanced performance at an improved manufacturing yield.

To solve the above problems, according to the present invention, there is provided a semiconductor memory device using, as a memory capacitor, a ferroelectric thin film capacitor composed of a stacked structure having at least a lower electrode, a ferroelectric thin film and an upper electrode formed on a substrate, wherein a relative standard deviation of crystal grain sizes of crystal grains of the ferroelectric thin film is controlled at a value of 13% or less; the crystal grains are formed into columnar shapes elongated in the film thickness direction; and the columnar crystal grains have no grain boundary in the film thickness direction. With this configuration, it is possible to prevent occurrence of a leakage current and also to prevent a reduction in effective voltage applied between capacitors due to concentration of an electric field in the ferroelectric thin film or at an interface between the ferroelectric thin film and an electrode.

The lower electrode of the above capacitor may be configured as a Pt electrode or a Pt alloy electrode, and the lower electrode may be formed such that the (111) faces of crystal grains are preferentially oriented in the direction perpendicular to a substrate plane. This makes it possible to improve the orientation of a ferroelectric thin film formed on the lower electrode, and hence to further enhance the uniformity between memory cells. The lower electrode may be also made from a compound containing a material such as Ru, Ir, an oxide thereof or Pt, and an element contained in the ferroelectric thin film. In this case, the same effect as that described above can be achieved.

An ABO_3 type oxide having a perovskite structure may be used as the ferroelectric material and the ferroelectric thin film may be formed such that the (111) faces of crystal grains are preferentially oriented in the direction perpendicular to the substrate plane. With this configuration, it is possible to reduce the non-uniformity in characteristics due to a variation in orientation. By use of an ABO_3 type ferroelectric substance having a composition $[\text{A}=\text{Pb}, \text{B}=(\text{Zr}_{1-x}, \text{Ti}_x)]$, there can be obtained a ferroelectric thin film having a large remanent polarization, which film is desirable for a non-volatile memory. Further, by use of an ABO_3 type ferroelectric substance having a composition $[\text{A}=(\text{Ba}_{1-x}, \text{Sr}_x), \text{B}=\text{Ti}]$, there can be obtained a ferroelectric thin film exhibiting no hysteresis at a memory service temperature, which film is desirable for a capacitor of a DRAM or the like. A ferroelectric thin film can be made from a material having a composition at least part of which contains a crystalline

ABO₃ type oxide, an amorphous ABO₃ type oxide, or a mixture thereof, where A is at least one element selected from a group consisting of Pb, La, Sr, Nd and Ba; B is at least one element selected from a group consisting of Zr, Ti, Mn, Mg, Nb, Sn, Sb and In; and O is oxygen.

According to the present invention, there is provided a method of reducing the relative standard deviation of crystal grain sizes of crystal grains of a ferroelectric thin film by forming micro-nuclei necessary for growth of the crystal grains on the lower electrode with less variation. The method includes the steps of forming initial nuclei made from at least one or more of metals contained in a ferroelectric thin film to be formed or an oxide or compound containing the metals, or heat-treating the lower electrode after formation thereof at a high temperature to precipitate at least one or more of metals contained in an adhesive layer (provided between the lower electrode and a CMOS substrate) or an oxide or compound containing the metals on the surface of the lower electrode, thereby forming initial nuclei necessary for formation of micro-nuclei; and forming and crystallizing a ferroelectric thin film on the initial nuclei layer to a thickness required for a semiconductor device. With this configuration, there can be obtained a ferroelectric capacitor in which the relative standard deviation of the crystal grain sizes is small, the (111) faces of the crystal grains are preferentially oriented in the direction perpendicular to the substrate plane, and the surface roughness is small.

Alternatively, the above initial nuclei layer to be formed on the surface of the lower electrode may be made from an ABO₃ type oxide having a perovskite structure where A=Pb, B=(Zr_{1-x}, Ti_x) or A=(Ba_{1-x}, Sr_x), B=Ti, or made from Ti, TiO_x, Sr or SrO_x. The initial nuclei can be made from a material having a composition at least part of which contains a crystalline ABO₃ type oxide, an amorphous ABO₃ type oxide, or a mixture thereof, where A is at least one element selected from a group consisting of Pb, La, Sr, Nd and Ba; B is at least one element selected from a group consisting of Zr, Ti, Mn, Mg, Nb, Sn, Sb and In; and O is oxygen. With this configuration, there can be obtained a ferroelectric thin film in which the crystal grain sizes are small and the relative standard deviation of the crystal grains is small. The ferroelectric thin film thus obtained is advantageous in suppressing growth of crystal grains having the pyrochlore structure and rosette-shaped ZrO_x crystal grains causing deterioration of ferroelectric characteristics, and ensuring properties most suitable for a nonvolatile memory, that is, a large remanent polarization value, a small leakage current, and a small film fatigue (reduction in remanent polarization due to rewriting).

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1A is a top view showing the schematic configuration of a capacitor portion of a semiconductor memory device using a ferroelectric thin film in which the relative standard deviation of crystal grain sizes is 13% or less according to one embodiment of the present invention;

FIG. 1B is a sectional view of FIG. 1A;

FIG. 2A is a top view illustrating a method of measuring crystal grain sizes of a ferroelectric thin film in an observation image (size: 1 μm×1 μm) obtained by an AFM according to one embodiment of the present invention;

FIG. 2B is an essential portion enlarged view of FIG. 1A;

FIG. 3 is an X-ray diffraction diagram showing the result of X-ray diffraction of a ferroelectric capacitor in a semiconductor memory device according to one embodiment of the present invention;

FIGS. 4A and 4B are diagrams showing a correlation between an average crystal grain size "a" and a remanent polarization value P according to one embodiment of the present invention, and a diagram showing a correlation between an average crystal grain size "a" and a film fatigue according to one embodiment of the present invention;

FIGS. 5A and 5B are diagrams showing a correlation between a relative standard deviation σ of crystal grain sizes of a ferroelectric thin film and a remanent polarization value P according to one embodiment of the present invention, and a correlation between the relative standard deviation σ and a film fatigue according to one embodiment of the present invention;

FIG. 6 is a schematic sectional view illustrating a method of measuring surface irregularities of a ferroelectric thin film by an AFM according to one embodiment of the present invention;

FIGS. 7A and 7B are diagrams showing a correlation between a surface roughness Rms and a remanent polarization value P according to one embodiment of the present invention, and a diagram showing a correlation between the surface roughness Rms and a film fatigue according to one embodiment of the present invention;

FIGS. 8A, 8B, 8C and 8D are flow charts showing a method of manufacturing a ferroelectric thin film according to one embodiment of the present invention;

FIG. 9 is a top view showing one example of a film formation apparatus for manufacturing a ferroelectric capacitor of a semiconductor memory device according to one embodiment of the present invention;

FIG. 10 is a sectional view showing the schematic configuration of a capacitor portion of a semiconductor memory device using a ferroelectric thin film according to one embodiment of the present invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Hereinafter, embodiments of the present invention will be described in detail.

(1) Semiconductor Memory Device on which Ferroelectric Thin Film is Mounted

FIG. 10 is a sectional view showing the schematic configuration of a capacitor portion of a semiconductor memory device using a ferroelectric thin film according to one embodiment of the present invention. Symbol's number 98 is a Si substrate. Symbol's number 101 is an underlayer LSI. Symbol's number 102 is an insulating layer. Symbol's number 81 is an adhesive layer. Symbol's number 11 is a lower electrode. Symbol's number 104 is a ferroelectric layer. Symbol's number 105 is an upper electrode. Symbol's number 103 is an interconnection layer (a wiring layer). Symbol's number 106 is an interlayer insulating layer. Symbol's number 107 is a protective layer. Symbol's number 108 is a sealing resin. A CMOS, which will be taken as a transistor portion of a memory cell, is formed on a Si substrate 98, and an insulating layer 102 for planarization, insulation and protection of the CMOS. In this embodiment, as the insulating layer 102, a SiO₂ glass film called a BPSG film is formed to a thickness of 300 nm. A ferroelectric capacitor is formed on the SiO₂ insulating layer 102. The ferroelectric capacitor has a stacked structure of a Ti adhe-

sive layer **81** (20 nm), a Pt lower electrode **11** (200 nm), an inventive ferroelectric substance $\text{Pb}_{(1+y)}(\text{Zr}_{1-x}, \text{Ti}_x)\text{O}_3$ layer **104** (250 nm) containing crystal grains in which a relative standard deviation of crystal grain sizes is 13% or less (not more than 13%), and an upper electrode **105** (10 nm). An interlayer insulating layer **106** and an interconnection layer **103** for interconnecting the capacitor electrode **105** to the transistor are stacked on the capacitor, and another interlayer insulating layer **106** is formed on the interconnection layer **103**. A protective layer **107** made from SiO_2 or the like is formed on the interlayer insulating film **106**. Finally, the entire structure is packaged by a sealing resin **108**.

(2) Relative Standard Deviation of Crystal Grain Sizes of Ferroelectric Thin Film

FIG. 1 is a view showing the schematic configuration view of a capacitor portion of a semiconductor memory device using a ferroelectric thin film **12** formed on a lower electrode **11** according to one embodiment of the present invention, wherein the ferroelectric thin film $[\text{Pb}(\text{Zr}, \text{Ti})\text{O}_3$ (PZT)] **12** has crystal grains **13** in which a relative standard deviation of crystal grain sizes is 13% or less (not more than 13%). In the figure, FIG. 1A shows the top view, and FIG. 1B shows the sectional view taken on a cutting plane of the top view of FIG. 1A. Here, a variation in the crystal grain sizes **14** of the crystal grains **13** is defined as a relative standard deviation σ (unit: %) expressed by Numerical Formula 1. Depending on the large or small magnitude of the relative standard deviation σ , it can be decided whether or not the crystal grain sizes **14** are uniform.

$$\sigma = 100 \times \left(\sqrt{\frac{\sum_{i=1}^N (a_i - a_i(\text{ave}))^2}{N}} \right) / a_i(\text{ave}) \quad (1)$$

σ : variation in crystal grain sizes (relative standard deviation)

N_i : number of crystal grains contained in scanning line

L_i : length of scanning line

a_i : average crystal grain size in one scanning line

a_i : L_i/N_i

N : number of scanning lines

$a_i(\text{ave})$: average crystal grain size in scanning lines of N pieces

$a_i(\text{ave})$: a_i/N

The relative standard deviation of crystal grain sizes was analyzed by taking up a surface image or cross-sectional image of the ferroelectric thin film using a scanning electron microscope (SEM), an interatomic force microscope (AFM) or a cross-section transmission electron microscope (TEM), measuring crystal grain sizes of crystal grains within a plane having the normal line in the thickness direction of the ferroelectric thin film, and calculating the relative standard deviation σ of the crystal grain sizes. FIG. 2 shows a method of measuring crystal grain sizes according to one embodiment. Straight lines (crystal grain size calculating scanning lines **21**) are set in the vertical and horizontal directions on an observation image (size: $1 \mu\text{m} \times 1 \mu\text{m}$) of the ferroelectric thin film obtained by an AFM (atomic force microscope). Then, the number of crystal grains is counted for each scanning line. The formula for calculating the relative standard deviation of crystal grain sizes is shown in Numerical Formula 1. By substituting the counted number of crystal

grains in Numerical Formula 1, an average crystal grain size and a relative standard deviation are obtained. The AFM used for this analysis is a scanning probe microscope (trade name: Nano Scope III, produced by Digital Instrument Corporation in USA). The radius of curvature of the tip of a probe of the AFM is 10 nm and the taper angle of the tip of the probe is 35° . In the case of using the probe, when a gap between two adjacent ones of crystal grains on the uppermost surface is 80 nm, the critical penetration depth of the probe is 110 nm. In this embodiment, the AFM measurement was performed in a tapping mode. The details of the principle of the tapping mode are described in "Large-sized Sample SPM Observation System Operation Guide" (April, 1996) published by Touyo Technica.

FIG. 3 shows an X-ray diffraction pattern of a PZT ferroelectric thin film of the present invention, wherein the abscissa designates the diffraction angle 2θ and the ordinate designates the X-ray diffraction intensity (Log I). As a measuring device, there was used a powder X-ray diffraction device using an X-ray vessel having a Cu-target as an X-ray source. In this measurement for the ferroelectric thin film, diffraction peaks **111** and **222** were measured, and other diffraction peaks **100**, **110**, **200**, **201**, **211**, **202**, and **301** were little measured. As a result, it was revealed that the ferroelectric thin film of the present invention is formed such that the (111) faces of crystal grains are preferentially oriented in the direction perpendicular to the substrate plane. In addition, diffraction peaks **111** and **222** of the Pt electrode and a diffraction peak corresponding to the Ti underlayer were observed.

FIGS. 4A and 4B show a correlation between an average crystal grain size "a" and a remanent polarization value P and a correlation between the average crystal grain size "a" and a film fatigue, respectively. The film fatigue is defined as a percent value (unit: %) obtained by dividing a remanent polarization value after repeating writing 10^8 times by the initial remanent polarization value before writing. When the film fatigue is small, the rewritable number is large, while when the film fatigue is large, the rewritable number is small. It should be noted that the physical meaning and definition of each of the remanent polarization value P and film fatigue and further a measuring/analyzing method thereof are described in "Ferroelectric Thin Film Memory" (published by Science Forum, 1995) and various textbooks associated with ferroelectric materials. As is apparent from FIGS. 4A and 4B, for an average crystal grain size more than 80 nm, as the crystal grain size becomes smaller, the remanent polarization value P becomes larger and the film fatigue becomes smaller (that is, the rewritable number becomes larger), while for an average crystal grain size equal to or less than 80 nm, the remanent polarization value P is kept at a specific large value and the film fatigue is kept at a specific small value (that is, the rewritable number is kept at a specific large value).

FIGS. 5A and 5B show a correlation between a relative standard deviation σ of crystal grain sizes and a remanent polarization value P and a correlation between the relative standard deviation σ of crystal grain sizes and a film fatigue, respectively. In these figures, the abscissa designates the relative standard deviation σ (unit: nm) of crystal grain sizes obtained by the above-described AFM on the basis of Numerical Formula 1. As is apparent from FIGS. 5A and 5B, for a relative standard deviation σ of crystal grain sizes more than 13%, as the relative standard deviation σ becomes smaller, the remanent polarization value P becomes larger

and the film fatigue becomes smaller (that is, the rewritable number becomes larger), while for a relative standard deviation σ of crystal grain sizes equal to or less than 13%, the remanent polarization value P is kept at a specific large value and the film fatigue is kept at a specific small value (that is, the rewritable number is kept at a specific large value).

(3) Surface Roughness of Ferroelectric Thin Film

FIG. 6 is a schematic sectional view illustrating a method of measuring surface irregularities of a ferroelectric thin film using the AFM. Symbol's number 63 is a CMOS substrate. Symbol's number 11 is a lower electrode. Symbol's number 13 is a crystal grain. Symbol's number 12 is a ferroelectric thin film. Symbol's number 62 is an AFM probe. An AFM probe 62 is scanned on a ferroelectric thin film 12 while being subjected to vibration (tapping). At this time, on the surface of the ferroelectric thin film, a recessed portion, that is, a grain boundary portion is large vibrated, while a projecting portion, that is, a crystal grain portion is small vibrated. The amplitude of the vibration is converted into an electric signal, and the surface irregularities are measured on the basis of the electric signals, to thus obtain a surface roughness 61.

For the surface irregular shape (profile) of the ferroelectric thin film obtained by the AFM, SEM or TEM described in the first embodiment, the surface roughness of the ferroelectric thin film was estimated in accordance with the following manner.

FIGS. 7A and 7B show a correlation between a surface roughness Rms and a remanent polarization value P and a correlation between the surface roughness Rms and a film fatigue according to one embodiment, respectively. In these figures, the abscissa designates the surface roughness Rms (unit: nm) calculated from surface irregularities measured by the AFM on the basis of Numerical Formula 2. As is apparent from FIGS. 7A and 7B, for a surface roughness Rms more than 10 nm, as the surface roughness Rms becomes smaller, the remanent polarization value P becomes larger and the film fatigue becomes smaller (that is, the rewritable number becomes larger), while for a surface roughness Rms equal to or less than 10 nm, the remanent polarization value P is kept at a specific large value.

$$Rms = \sqrt{\frac{\sum_{i=1}^N (z_i - z_i(ave))^2}{N}} \quad (2)$$

Rms: surface roughness (standard deviation)

N: number of measured data

z_i : height of measured point "i"

$z_i(ave)$: average value of z_i

In this embodiment, the surface roughness was expressed by a standard deviation of a difference between the maximum value and minimum value of overall data of surface irregularities measured by the AFM. In Numerical Formula 2, the surface roughness Rms is expressed by the standard deviation (unit: nm). Alternatively, the surface roughness is defined as a three-dimensional average surface roughness (unit: nm) with respect to a center plane (the volume formed by the plane and the surface shape projecting upwardly from the plane is equal to that formed by the plane and the surface shape projecting downwardly from the plane) as shown in Numerical Formula 3. The details are described in "Large-sized Sample SPM Observation System Operation Guide" (April, 1996) published by Touyo Technica.

$$Ra = \frac{1}{LxLy} \int_0^{Ly} \int_0^{Lx} f(x, y) dx dy \quad (3)$$

Ra: three-dimensional average surface roughness with respect to center plane

Lx: dimension of surface in x-direction

Ly: dimension of surface in y-direction

$f(x,y)$: roughness profile with respect to center plane

(4) Method of Manufacturing Ferroelectric Thin Film

FIGS. 8A to 8D shows a method of manufacturing a ferroelectric thin film according to one embodiment of the present invention. To obtain a ferroelectric thin film in which the relative standard deviation of crystal grain sizes is 13% or less, it is required to form initial nuclei necessary for growth of crystal grains. Prior to formation of a ferroelectric thin film, an extremely thin layer made from at least one or more of metals contained in a ferroelectric material or an oxide or compound containing the metals is provided by a sputtering method or sol-gel method, followed by heat-treatment at a high temperature to form initial nuclei 82 as shown in FIG. 8B. Alternatively, initial nuclei 82 necessary for forming micro-nuclei are formed by heat-treating a lower electrode at a high temperature after formation of the lower electrode, to precipitate at least one or more of metals contained in an adhesive layer 81 (disposed between the lower electrode 11 and a CMOS substrate 64) or an oxide or compound containing the metals on the surface of the lower electrode 11 (see FIG. 8B). Here, the initial nuclei 82 are made from an ABO_3 type oxide having a perovskite structure [composition: $A=Pb$, $B=(Zr_{1-x}, Ti_x)$; or $A=(Ba_{1-x}, Sr_x)$, $B=Ti$], or made from Ti , TiO_x , Sr , or SrO_x . A ferroelectric thin film (a ferroelectric thin film before crystallization) 83 is then formed on the initial nuclei 82 to a thickness required for a semiconductor memory device by the sputtering method or sol-gel method (see FIG. 8C). Then, the ferroelectric thin film 83 is subjected to rapid heat-treatment by a lamp using a RTA (Rapid Thermal Annealing) apparatus, with the result that a ferroelectric thin film after crystallization 84 is formed (see FIG. 8D). In this embodiment of the present invention, the heat-treatment is performed in a 100% N_2 atmosphere at 600° C. for 30 sec. With this heat-treatment, in the ferroelectric thin film 83, crystal grains have the perovskite structure and the (111) faces of crystal grains are preferentially oriented in the direction perpendicular to the substrate plane. According to the above-described manufacturing method, it is possible to obtain a ferroelectric thin film in which the (111) faces of crystal grains are preferentially oriented, the average crystal grain size is about 80 nm, the relative standard deviation of crystal grain sizes is about 13%, and the standard deviation of the surface roughness is about 10 nm. The ferroelectric thin film thus obtained is advantageous in suppressing growth of crystal grains having the pyrochlore structure and rosette-shaped ZrO_x crystal grains causing deterioration of ferroelectric characteristics. As a result, a ferroelectric capacitor having a large remanent polarization value and a small film fatigue (large rewritable number) can be obtained by use of such a ferroelectric thin film.

FIG. 9 shows a film formation apparatus for manufacturing a ferroelectric thin film capacitor of a semiconductor memory device of the present invention. A substrate 1

carried from a substrate carrying-in chamber 99 into a substrate exchange chamber 94, and carried among a film formation chamber (1) 91, film formation chamber (2) 92, and film formation chamber (3) 93 in a high vacuum atmosphere via the substrate exchange chamber 94 by a substrate exchange arm 97. For film formation in the film formation chamber (1) 91, a high frequency magnetron sputter system of a multi-cathode type is adopted; and for film formation in each of the film formation chamber (2) 92 and film formation chamber (3) 93, a DC magnetron sputter system of a single cathode type is adopted. Symbol's number 95 is a gate valve. Symbol's number 96 is a flat cathode. Symbol's number 98 is a Si substrate. In this embodiment, the ferroelectric layer 83 is formed by the sputter system of the multi-cathode type; however, it may be formed by the sputter system of the single cathode type. In this case, a sintered body of a mixture of a ferroelectric PZT and a lead oxide PbO_x may be used as a target. Further, the film formation may be performed by the sol-gel method or combination of the sol-gel method and the above-described sputtering.

(5) IC Card on which Semiconductor Memory Including Ferroelectric Thin Film is Mounted

IC cards uses various kinds of semiconductor memories depending on the applications thereof. A semiconductor memory using the ferroelectric thin film of the present invention is a nonvolatile memory. An IC card of the present invention is advantageous in terms of limitation of chip size, portableness, and maintenance free because any battery is not required to be contained for retention of data unlike a SRAM (Static Random Access Memory). Since the semiconductor memory including the ferroelectric thin film of the present invention can be manufactured at a high yield, the IC card of the present invention can be obtained at a low cost. Also since the rewritable number of the semiconductor memory of the present invention is made larger than that of an EEPROM (Electrically Erasable Programmable Read Only Memory) (rewritable number: 10^4 to 10^5) which is one kind of the nonvolatile memories, the service life of the IC card of the present invention is improved, to thereby reduce the running cost. One example of a simple system configuration of an IC card is described in "The whole of Nonerasable IC Memory RAM" (edited by Tomoji Kawai, published by Kougyou Chousa Kai, 1996) or Text of Realize Corporation's Advanced Technical Lecture entitled "Advanced Technology of Nonvolatile Ferroelectric Thin Film Memory and Problem Associated with Process Technology" (Realize Corporation, 1996).

(6) Computer on which Semiconductor Memory Including Ferroelectric Thin Film is Mounted

A computer on which a conventional DRAM (Dynamic Random Access Memory) is mounted cannot prevent erasing of working data due to cutoff of a power supply. On the contrary, the semiconductor memory using the ferroelectric thin film of the present invention is a nonvolatile memory, and accordingly, even in case of power failure, the computer of the present invention can retain the working state until directly before the power failure. The computer is not required to read the system or application every input of a power supply, and therefore, it can start work directly after input of the power supply. Further, since the computer is not required to contain any uninterruptive power supply or battery, it is possible to miniaturize the computer and to improve portableness of the computer due to reduction in weight or achieve space-saving thereof.

(7) Portable Information Terminal Apparatus on which Semiconductor Memory Including Ferroelectric Thin Film is Mounted

With respect to a portable telephone representative of a portable information terminal apparatus of the present invention, the semiconductor memory of the present invention contained in the portable telephone can be driven with a small power, and is not required to be provided with a power supply for retention of data because it is a nonvolatile memory. Accordingly, as compared with a conventional portable information terminal apparatus on which a DRAM, SRAM or EEPROM is mounted, the portable telephone of the present invention is advantageous in reducing the weight of the main body due to miniaturization of the integrated batter and making longer the drive time required for driving the main body without increasing the capacity of the battery.

(8) Video/Audio Apparatus on which Semiconductor Memory Including Ferroelectric Thin Film is Mounted

As compared with a conventional video camera containing a semiconductor memory device such as a DRAM, SRAM or EEPROM for recording video or audio information, a video camera representative of a video/audio apparatus of the present invention is advantageous in reducing the drive power for driving the integrated semiconductor memory device, and eliminating the necessity of provision of a power supply. This makes it possible to reduce the weight of the main body due to miniaturization of the integrated battery and to make longer the drive time required for driving the main body without increasing the capacity of the battery.

As fully described above, according to the present invention, it is possible to realize a ferroelectric capacitor capable of reducing a variation in characteristics between memory cells, and hence to obtain a high quality semiconductor memory device using the ferroelectric capacitor at a high manufacturing yield. The semiconductor memory device is a nonvolatile memory which makes it possible to eliminate the necessity of provision of a power supply for retention of data, save drive power, and improve the rewritable number. Accordingly, a system on which the semiconductor memory device of the present invention is mounted is capable of reducing the capacity of the inner power supply or eliminating the necessity of provision of the inner power supply, thereby realizing miniaturization of the system, increasing the service life thereof, and reducing the manufacturing cost thereof.

What we claim is:

1. A method of manufacturing a semiconductor memory device using a ferroelectric thin film capacitor as a memory capacitor which comprises a vertically stacked structure having at least a lower electrode, a ferroelectric thin film, and an upper electrode, comprising the steps of:

providing an adhesive layer containing a material on a principal surface of a substrate;

stacking the lower electrode in its entirety on the adhesive layer, the lower electrode being polycrystalline such that (111) faces of crystal grains are oriented in a direction substantially perpendicular to a plane of the principal surface of said substrate;

producing an initial nuclei layer of the material for promoting formation of micro-nuclei on an entire upper surface of the lower electrode by diffusing atoms of the material contained in the adhesive layer through the lower electrode from said adhesive layer, disposed between the lower electrode and the substrate, during a heat-treatment of the stacked layers including the lower

11

electrode, after the lower electrode has been formed on the adhesive layer, said heat-treatment being performed at a temperature ranging from 300° C. to 1000° C.;

forming crystal grains of said ferroelectric thin film on the entire upper surface of the lower electrode including said produced initial nuclei layer, wherein said crystal grains have columnar shapes elongated substantially in parallel to a thickness direction of said ferroelectric thin film and have (111) faces oriented substantially in said thickness direction by growing the crystal grains of said ferro electric thin film so as to succeed said (111) faces of crystal grains of the lower electrode based on said produced micro-nuclei; and

forming said upper electrode on said formed crystal grains.

2. A method of manufacturing a semiconductor memory device according to claim 1, wherein the step of forming the crystal grains includes the steps of forming a ferroelectric thin film before crystallization on the upper surface of the lower electrode including said produced initial nuclei layer, and subjecting the ferroelectric thin film before crystallization to rapid thermal annealing after it has been formed so as to crystallize the ferroelectric thin film.

3. A method of manufacturing a semiconductor memory device according to claim 2, wherein the rapid thermal annealing is performed in a N₂ atmosphere.

4. A method of manufacturing a semiconductor memory device according to claim 1, wherein the step of forming said ferroelectric thin film includes a step of growing crystal grains with an average crystal grain size of 80 nm or more within a plane having the normal line in the thickness direction of said ferroelectric thin film, and wherein a relative standard deviation of the sizes of said crystal grains is in a range of 13% or less.

5. A method of manufacturing a semiconductor memory device using a ferroelectric thin film capacitor as a memory capacitor which comprises a vertically stacked structure having at least a lower electrode, a ferroelectric thin film, and an upper electrode, comprising the steps of:

providing an adhesive layer containing a material on a substrate;

forming the lower electrode in its entirety on the adhesive layer, the lower electrode being formed by polycrystal such that (111) faces of crystal grains are oriented in a direction substantially perpendicular to a plane of the principal surface of said substrate;

producing an initial nuclei layer of the material for promoting formation of micro-nuclei on an entire upper surface of the lower electrode by diffusing atoms of the material contained in the adhesive layer through the lower electrode from said adhesive layer, disposed between the lower electrode and the substrate, during a heat-treatment of the formed lower electrode after the lower electrode has been formed on the adhesive layer, said heat-treatment being performed at a temperature ranging from 300° C. to 1000° C.;

forming crystal grains of said ferroelectric thin film on the entire upper surface of the lower electrode including said produced initial nuclei layer, wherein said crystal grains are formed to have no grain interface in parallel to a thickness direction of said ferroelectric thin film and have (111) faces oriented substantially in said thickness direction by growing the crystal grains of said ferro electric thin film so as to success said (111) faces of crystal grains of the lower electrode based on said produced micro-nuclei; and

12

forming said upper electrode on said formed crystal grains.

6. A method of manufacturing a semiconductor memory device according to claim 5, wherein the step of forming the crystal grains includes the steps of forming a ferroelectric thin film before crystallization on the upper surface of the lower electrode, including said produced initial nuclei layer, and subjecting the ferroelectric thin film before crystallization to rapid thermal annealing after it has been formed so as to crystallize the ferroelectric thin film.

7. A method of manufacturing a semiconductor memory device according to claim 6, wherein the rapid thermal annealing is performed in a N₂ atmosphere.

8. A method of manufacturing a semiconductor memory device according to claim 5, wherein the step of forming said ferroelectric thin film includes a step of growing crystal grains with an average crystal grain size of 80 nm or more within a plane having the normal line in the thickness direction of said ferroelectric thin film, and a wherein relative standard deviation of the sizes of said crystal grains is in a range of 13% or less.

9. A method of manufacturing a semiconductor memory device using a ferroelectric thin film capacitor as a memory capacitor which comprises a vertically stacked structure having at least a lower electrode, a ferroelectric thin film, and an upper electrode, comprising the steps of:

providing an adhesive layer containing a material on a substrate; stacking the lower electrode in its entirety on the adhesive layer, the lower electrode being formed by polycrystal such that (111) faces of crystal grains are oriented in a direction substantially perpendicular to a plane of the principal surface of said substrate;

producing an initial nuclei layer of the material for promoting formation of micro-nuclei on an entire upper surface of the lower electrode by diffusing atoms of the material contained in the adhesive layer through the lower electrode from said adhesive layer, disposed between the lower electrode and the substrate, during a heat-treatment of the stacked layers, including the lower electrode, after the lower electrode has been formed on the adhesive layer, said heat-treatment being performed at a temperature ranging from 300° C. to 1000° C.;

forming said ferroelectric thin film on the entire upper surface of the lower electrode including said produced initial nuclei layer; and

forming said upper electrode on said formed ferroelectric thin film;

wherein the step of forming said ferroelectric thin film includes a step of growing crystal grains which have columnar shapes elongated substantially in parallel to a thickness direction of said ferroelectric thin film and have (111) faces oriented substantially in said thickness direction by growing the crystal grains of said ferroelectric thin film so as to succeed (111) faces of crystal grains of the lower electrode based on said produced micro-nuclei.

10. A method of manufacturing a semiconductor memory device according to claim 9, wherein the step of forming the ferroelectric thin film includes a step of forming a ferroelectric thin film before crystallization on the upper surface of the lower electrode including said produced initial nuclei layer, and wherein the step of growing crystal grains

13

includes subjecting the ferroelectric thin film before crystallization to rapid thermal annealing after it has been formed so as to crystallize the ferroelectric thin film.

11. A method of manufacturing a semiconductor memory device according to claim **10**, wherein the rapid thermal annealing is performed in a N₂ atmosphere. 5

12. A method of manufacturing a semiconductor memory device according to claim **9**, wherein the step of forming

14

said ferroelectric thin film includes a step of growing crystal grains with an average crystal grain size of 80 nm or more within a plane having the normal line in the thickness direction of said ferroelectric thin film, and wherein a relative standard deviation of the sizes of said crystal grains is in a range of 13% or less.

* * * * *