

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
18 May 2007 (18.05.2007)

PCT

(10) International Publication Number
WO 2007/055256 A1

(51) International Patent Classification:
H01L 29/786 (2006.01)

(21) International Application Number:
PCT/JP2006/322327

(22) International Filing Date:
1 November 2006 (01.11.2006)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
2005-323689 8 November 2005 (08.11.2005) JP
2006-283893 18 October 2006 (18.10.2006) JP

(71) Applicant (for all designated States except US): **CANON KABUSHIKI KAISHA** [JP/JP]; 3-30-2, Shimomaruko, Ohta-ku, Tokyo, 1468501 (JP).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **AIBA, Toshiaki** [JP/JP]; c/o CANON KABUSHIKI KAISHA, 3-30-2, Shimomaruko, Ohta-ku, Tokyo, 1468501 (JP). **SANO, Masafumi** [JP/JP]; c/o CANON KABUSHIKI KAISHA, 3-30-2, Shimomaruko, Ohta-ku, Tokyo, 1468501 (JP). **KAJI, Nobuyuki** [JP/JP]; c/o CANON KABUSHIKI KAISHA, 3-30-2, Shimomaruko, Ohta-ku, Tokyo, 1468501 (JP).

(74) Agents: **OKABE, Masao** et al.; No. 602, Fuji Bldg., 2-3, Marunouchi 3-chome, Chiyoda-ku, Tokyo 1000005 (JP).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LV, LY, MA, MD, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, SV, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.


(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, LV, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

— with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: AMORPHOUS OXIDE FIELD-EFFECT TRANSISTOR HAVING CRYSTALLINE REGION AT THE SEMICONDUCTOR/DIELECTRIC INTERFACE



(57) Abstract: Provided is a field-effect transistor including an active layer and a gate insulating film, wherein the active layer includes an amorphous oxide layer containing an amorphous region and a crystalline region, and the crystalline region is in the vicinity of or in contact with an interface between the amorphous oxide layer and the gate insulating film.

WO 2007/055256 A1

DESCRIPTION

AMORPHOUS OXIDE FIELD-EFFECT TRANSISTOR HAVING CRYSTALLINE REGION AT THE SEMICONDUCTOR/DIELECTRIC INTERFACE

5 TECHNICAL FIELD

The present invention relates to a field-effect transistor. In particular, the present invention relates to a field-effect transistor using an amorphous oxide for an active layer.

10

BACKGROUND ART

In recent years, studies have been made on a technique in which an oxide semiconductor is used for an active layer of a thin film transistor (TFT). In particular, an amorphous oxide made of InGaZn may have higher utility, in terms of a process temperature, than amorphous silicon typically used for the active layer of the TFT, because the amorphous oxide made of InGaZn can be formed to a film at a room temperature.

20

For example, WO 2005/088726 discloses a technique in which the amorphous oxide made of InGaZn is used for the active layer of the TFT.

Amorphous silicon is generally said to have a field-effect mobility of about $0.5 \text{ cm}^2/\text{V}\cdot\text{s}$.

25

Meanwhile, WO 2005/088726 mentioned above discloses an output characteristic of the TFT which employs the amorphous oxide made of InGaZn for the

active layer thereof. According to WO 2005/088726, an embodiment shows that the field-effect mobility in an saturation region of the TFT is about $10 \text{ cm}^2/\text{V}\cdot\text{s}$.

However, in order to allow the amorphous oxide
5 semiconductor to be used in place of amorphous silicon having great versatility, further improvement in its function is necessary.

DISCLOSURE OF THE INVENTION

10 In view of the above-mentioned circumstances, an object of the present invention is to provide a novel field-effect transistor using the amorphous oxide having a high field-effect mobility.

According to the present invention, there is
15 provided a field-effect transistor including:

- an active layer, and
- a gate insulating film,

wherein the active layer includes an amorphous oxide layer containing an amorphous region and a
20 crystalline region, and the crystalline region is in a vicinity of or in contact with an interface between the amorphous oxide layer and the gate insulating film.

Incidentally, the inventors of the present invention have made intensive studies, aiming at
25 further improving the field-effect mobility. As a result of the studies, the inventors have found that a high field-effect mobility can be obtained in a case

where a crystalline phase (i.e., crystalline region) is present in the vicinity of an interface with a gate insulating film in the amorphous oxide layer which becomes the active layer, and have made the present invention. Example described later shows an experiment conducted by forming two active layers, one having such the crystalline region present in the amorphous oxide, and the other having no crystalline region in the amorphous oxide. The two active layers are then compared with each other in terms of the field-effect mobility.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a cross-sectional TEM image for explaining the present invention;

FIG. 2 is a schematic cross-sectional view for explaining the present invention;

FIG. 3 is a schematic cross-sectional view for explaining a field-effect transistor according to the present invention; and

FIG. 4 is a cross-sectional TEM image for explaining Comparative Example.

BEST MODE FOR CARRYING OUT THE INVENTION

The present invention is characterized in that an active layer 210 of a field-effect transistor is formed of an amorphous oxide layer 217 as shown in FIG. 2, and

a crystalline region 215 is present in the amorphous oxide layer 217 so as to be in the vicinity of an interface with a gate insulating film 220 or in contact with the interface. In other words, the active layer 210 is composed of the amorphous region and the crystalline region, and the crystalline region 215 is present in the amorphous oxide layer so as to be in the vicinity of the interface with the gate insulating film 220 or in contact with the interface.

10 In Example described later, an oxide composed of In, Ga and Zn is used as an example. The crystalline region 215 mentioned above is not present in the vicinity of a second interface 260 opposed to a first interface 250 which is as an interface between the amorphous oxide and the gate insulating film.

Details on the reasons why the crystalline region or microcrystalline region is formed in the amorphous oxide, particularly at the position described above, are unclear, but are considered ascribable to a composition of the oxide, an oxygen concentration at the time of manufacturing, a deposition temperature, a material of the insulating film, or a manufacturing method.

25 In Example to be described later, it was confirmed that the crystalline region appeared at a specific position by changing, in particular, an oxygen atmosphere condition with respect to a specific

composition at the time of producing the transistor.

In general, as regards the amorphous oxide functioning as a semiconductor, it is difficult to find out a suitable composition and production condition therefor so as to be used for the active layer of the transistor.

However, according to the present invention, the following guideline has been found. That is, it is possible to produce a transistor having a high field-effect mobility by generating the crystalline region in the vicinity of the interface or at a position in contact with the interface in the amorphous layer to form the active layer.

The reason why the crystalline region is present only in the vicinity of the interface with the gate insulating film in the present invention, without the crystalline region being dispersed in the thickness direction of the entire amorphous oxide, is assumed as follows.

Even in the amorphous oxide, as the thickness of a stacked layer increases, stress may be accumulated or energy may be applied on a surface side of the amorphous oxide by formation of the insulating film. Further, depending on the composition of the amorphous oxide, crystallization may be likely to occur, or in contrast, may be unlikely to occur. The composition of the amorphous oxide shown in Example to be described

later may be just close to the composition which easily causes crystallization. This is the reason why the crystalline region is present only in the vicinity of the interface with the gate insulating film.

5 That is, as film formation proceeds, the properties (surface condition, electrical conductivity, thermal conductivity and the like) of a film change, and thereby the possibility of nucleation for crystal growth on a film surface becomes high to easily cause
10 crystallization in some cases. Even when an original film has an amorphous structure, it is considered that an amorphous structure closer to a crystal has a higher possibility of causing the above-described phenomenon (in which crystallization starts on the way of film
15 formation).

According to the present invention, the crystalline region exists "at an interface with or in a vicinity of" the gate insulating film, and thereby a region for forming a channel in an active layer on the
20 gate insulating film side becomes an amorphous structure closer to a crystalline structure among the amorphous structure. Because of having such specific structure, although it is amorphous, it is possible to obtain an amorphous structure having excellent
25 characteristics closer to the characteristics of a crystal. On the other hand, because the crystalline region exists substantially in a dotted state, the

almost part of a channel path is an amorphous region,
and therefore it is considered that the mobility
reduction due to a grain boundary can be prevented.

On the contrary, the crystalline region exists in
5 a region composite to the region "at an interface with
or in a vicinity of" the gate insulating film, and
thereby a region for forming a channel in the active
layer on the gate insulating film side does not always
become an amorphous structure closer to a crystalline
10 structure among the amorphous structure. Accordingly,
it is considered that it is not always possible to
obtain an amorphous structure having excellent
characteristics closer to the characteristics of a
crystal.

15 In the case where a polycrystal or a microcrystal
exists in the whole active layer, which is different
from the present invention, it is considered that the
mobility is reduced because a grain boundary exists.
Particularly, it is considered that, as the grain size
20 of a crystal increases, there arises a problem that
crystal orientation dependency on each of
characteristics exists to reduce the uniformity of the
characteristics.

According to the present invention, the method of
25 forming a crystalline region only "at an interface with
or in a vicinity of" the gate insulating film includes
a method of forming a crystalline region in a self-

matching manner without intentionally changing film formation conditions during film formation, a method of forming a crystalline region with intentionally changing film formation conditions during film formation, and the like. However, if formation of the crystal formation and the like are inconvenient, the method is not particularly limited.

The method of forming a crystalline region in a self-matching manner without intentionally changing film formation conditions during film formation utilizes a case where, as film formation proceeds, properties (surface condition, electrical conductivity, thermal conductivity and the like) of a film change to easily cause crystallization. For example, although film formation conditions are not changed during film formation, as film formation proceeds, control of the crystallization-proceeding conditions (film property-changing conditions) makes it possible to form a crystalline region only "at an interface with or in a vicinity of" the gate insulating film.

The method of forming a crystalline region with intentionally changing film formation conditions during film formation utilizes film formation conditions such as a substrate temperature, a film formation rate, a film formation power. That is, the film formation conditions for easy crystallization are to increase the substrate temperature, decrease the film formation rate,

reduce a power at time of film formation, and the like.
Thus intentional change of the film formation
conditions during film formation makes it possible to
form a crystalline region only "at an interface with or
5 in a vicinity of" the gate insulating film. Since
these conditions are different depending on conditions
such as the constitution of a film formation apparatus,
it is important to previously conduct a sample film
formation, obtain the relation between film formation
10 conditions and the crystallization state of a deposited
film, and control these conditions on the basis of the
obtained results.

The amorphous oxide used in the present invention
contains, for example, In, Zn and Ga.
15 The crystalline region represents a crystalline
region of the active layer observed by a cross-
sectional transmission electron microscope (TEM)
technique.

The field-effect transistors according to the
20 present invention include not only a stagger type and
an inverted stagger type, but also a coplanar type and
an inverted coplanar type.

A thickness of the amorphous oxide layer serving
as the active layer according to the present invention
25 may preferably be 0.05 μm or more and 1 μm or less.

The thickness of the amorphous oxide layer is
determined according to the following reasons. The

crystalline region according to the present invention has a cross sectional diameter of less than 0.05 μm . Therefore, when the active layer has a thickness of less than 0.05 μm , there occurs a great difference in performance between a TFT including the crystalline region in its channel and a TFT including no crystalline region in its channel. Further, when the thickness is more than 1 μm , the amorphous oxide layer requires a long time for its film formation, the thickness of more than 1 μm is unsuitable for mass production process.

In a case of using the active layer formed of the amorphous oxide having the crystalline region in the vicinity of the interface with the gate insulating film, it is preferable to produce the transistor such that a portion serving as a channel of the transistor does not include such the crystalline region in view of eliminating the difference in performance between transistors.

Further, in the present invention, after forming the amorphous oxide layer according to the present invention, it is also possible to remove at least a part of a region containing a crystalline region which exists in a surface layer portion of the amorphous oxide layer, as occasion demands. When another layer is formed on the amorphous oxide layer, this treatment can control the existence amount and distribution state.

of the crystalline region existing on an interface between the layers to thereby enhance the matching of the interface.

The "the vicinity of an interface" in the present invention means a region within a distance of 1/2 of the thickness of the active layer from the interface, although it depends on the thickness of the active layer, and within 300 nm, preferably 100 nm, and more preferably 50 nm from the interface between the active layer and the gate insulating layer.

Additionally, it is considered that, when the thickness of the vicinity of the interface in the present invention is a region having a thickness equal to or more than the thickness of the channel, the present invention becomes more effective.

(Example)

A specific method of producing the field-effect transistor according to the present invention will be explained.

(1) Production of active Layer

First, a SiO₂ glass substrate (1737 manufactured by Corning Incorporated) was prepared as a substrate on which a film is to be deposited. Then, an amorphous oxide layer composed of In, Zn, and Ga was formed by an RF sputtering method.

Herein, a polycrystalline sintered body of InGaZn oxide was used as a target material. SH-350

(manufactured by ULVAC, Inc.) in which a plurality of target substrates can be placed was used as an RF sputtering apparatus. RF power was set to 300 W, a film formation pressure (i.e., total pressure) was set to 4 mTorr (i.e., about 0.533 Pa), and a substrate temperature was not particularly increased.

A film formation atmosphere was made to be a mixed gas atmosphere of oxygen and argon. An oxygen partial pressure was set to 3.7% (i.e., about 0.0197 Pa) in flow rate. A distance between the target and the substrate was set to about 5 cm in a vertical direction, and film formation was performed. The film formation was finished at the time when the thickness of the amorphous oxide layer became 50 nm.

The composition of the obtained amorphous oxide layer was In:Ga:Zn = 1:0.9:0.65 by X-ray fluorescence analysis.

(2) Production of MISFET

Next, a top-gate MISFET device shown in FIG. 3 was produced. The transistor was produced such that a channel length and a channel width were set to 10 μm and 150 μm , respectively.

On the substrate, a Ti film (film thickness: 5 nm) 283 and an Au film (film thickness: 40 nm) 281 were formed in the stated order by electron beam deposition method, and then subjected to patterning to have a pattern shown in FIG. 3. As a result, a source

electrode and a drain electrode were formed. After that, a resist (not shown) which was subjected to patterning was formed on a part of both the electrodes, and the amorphous oxide layer 210 was provided by the RF sputtering method. After that, a Y_2O_3 film 220 for functioning as the gate insulating layer was formed (film thickness: 140 nm) by the RF sputtering method as mentioned above.

After lift-off was performed through resist removal, a resist was formed again, patterning was performed, and then a gate electrode 230 composed of a Ti film 233 and an Au film 231 was formed in the same way as the drain electrode and the like. As a result, the top-gate TFT can be obtained. The formation of the electrodes and the gate insulating film was performed in a state where heating was not particularly carried out. A structure of the gate electrode 230 was the same as that of the source electrode.

(3) Characteristic evaluation and structure evaluation of MISFET

A current-voltage characteristic of the TFT thus produced was determined at a room temperature. As a drain voltage V_{DS} increased, a drain current I_{DS} increased, and this indicates that the channel is an n-type semiconductor. Further, behavior of a typical semiconductor transistor was shown in which a pinch-off (saturated) state occurred when the drain voltage V_{DS}

reached about 6 V. When a gain characteristic was examined, a threshold of a gate voltage V_{GS} at the time of applying the drain voltage V_{DS} of 6 V was about +1 V. In addition, the drain current I_{DS} of 7.5×10^{-5} A
5 flowed when the gate voltage V_{GS} was 4 V.

An on/off ratio of the transistor exceeded 10^6 . The field-effect mobility was calculated from the output characteristic in the saturated region to be about $15.7 \text{ cm}^2/\text{V}\cdot\text{s}$, thereby obtaining a high field-
10 effect mobility.

Then, the transistor having such the high field-effect mobility was observed by the cross-sectional TEM technique. To be specific, the cross section of the transistor was formed using FIB (FB-2000 manufactured
15 by Hitachi, Ltd. was used), and was observed by the cross-sectional TEM technique. For the observation, H-800 manufactured by Hitachi, Ltd. was used. FIG. 1 shows a cross-sectional TEM image thereof. In FIG. 1, an InGaZn oxide layer is located between the substrate
20 and the insulating film. Further, the oxide layer includes crystal grains in or around the vicinity of the interface with the insulating film.

(4) Comparative Example

For comparison with the above Example, the
25 transistor was produced under the same conditions as in Example except that an oxygen partial pressure at the time of forming an amorphous oxide layer was changed to

3.4% (i.e., 0.018 Pa). The transistor was observed by the cross-sectional TEM technique mentioned above. As shown in FIG. 4, a crystalline region was not present in the amorphous oxide layer. The composition of the active layer was almost the same as that of the above Example.

A transistor characteristic was evaluated to reveal that a field-effect mobility was about 10 $\text{cm}^2/\text{V}\cdot\text{s}$ in the saturated region. This value is lower than that of the above-mentioned transistor of Example.

As apparent from the above, it is preferable, in terms of the field-effect mobility, to form the active layer such that the amorphous oxide includes the crystalline region in the vicinity of the interface with the gate insulating layer.

INDUSTRIAL APPLICABILITY

The present invention is applied to a transistor for a display device using a liquid crystal or a light emission layer such as an organic EL layer or an inorganic EL layer. Further, the transistor according to the present invention can be produced by film formation at a low temperature, and thus can be produced on a flexible substrate made of a resin, plastic, or the like. Therefore, the transistor can be suitably used for an IC card, an ID tag, and the like.

EFFECT OF THE INVENTION

According to the present invention, the transistor having a high field-effect mobility can be provided.

5

This application claims priority from Japanese Patent Application No. 2005-323689 filed November 8, 2005, and Japanese Patent Application No. 2006-283893 filed October 18, 2006 which are hereby incorporated by reference herein.

10

CLAIMS

1. A field-effect transistor comprising:
an active layer, and
a gate insulating film,
5 wherein the active layer comprises an amorphous
oxide layer containing an amorphous region and a
crystalline region, and the crystalline region is in a
vicinity of or in contact with an interface between the
amorphous oxide layer and the gate insulating film.
10
2. A field-effect transistor according to claim 1,
wherein the crystalline region is absent in a vicinity
of a second interface opposed to a first interface
which is the interface between the amorphous oxide
15 layer and the gate insulating film.
3. A field-effect transistor according to claim 1
or 2, wherein the amorphous oxide layer is composed of
an oxide containing In, Zn and Ga.
20
4. A field-effect transistor according to any one
of claims 1 to 3, wherein the amorphous oxide layer has
a thickness of 0.05 μm or more and 1 μm or less.

1 / 2

FIG. 1







FIG. 2



2 / 2

FIG. 3**FIG. 4**

INTERNATIONAL SEARCH REPORT

International application No

PCT/JP2006/322327

A. CLASSIFICATION OF SUBJECT MATTER
INV. H01L29/786

According to international Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, INSPEC

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
P,X, L	WO 2006/051993 A2 (CANON KK [JP]; TOKYO INST TECH [JP]; SANO MASAFUMI [JP]; NAKAGAWA KATS) 18 May 2006 (2006-05-18) page 81, line 27 - page 84, line 5; figure 5	1,3,4
X	MARTINS R ET AL: "TRANSPORT IN HIGH MOBILITY AMORPHOUS WIDE BAND GAP INDIUM ZINC OXIDE FILMS" PHYSICA STATUS SOLIDI. A: APPLIED RESEARCH, WILEY - VCH VERLAG, BERLIN, DE, vol. 202, no. 9, 10 June 2005 (2005-06-10), pages R95-R97, XP001090591 ISSN: 0031-8957 the whole document	1-4

☒ Further documents are listed in the continuation of Box C.☒ See patent family annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier document but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

"&" document member of the same patent family

Date of the actual completion of the international search

18 January 2007

Date of mailing of the international search report

24/01/2007

Name and mailing address of the ISA/

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

Hoffmann, Niels

INTERNATIONAL SEARCH REPORT

International application No
PCT/JP2006/322327

C(Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	CHIANG H Q ET AL: "HIGH MOBILITY TRANSPARENT THIN-FILM TRANSISTORS WITH AMORPHOUS ZINC TIN OXIDE CHANNEL LAYER" APPLIED PHYSICS LETTERS, AIP, AMERICAN INSTITUTE OF PHYSICS, MELVILLE, NY, US, vol. 86, 23 December 2004 (2004-12-23), pages 13503-1, XP001090547 ISSN: 0003-6951 the whole document	1-4
Y	US 2001/014535 A1 (YAMAZAKI SHUNPEI [JP]) 16 August 2001 (2001-08-16) page 4, paragraph 51 - paragraph 53	1-4
Y	WO 2005/088726 A (JAPAN SCIENCE & TECH AGENCY [JP]; HOSONO HIDEO [JP]; HIRANO MASAHIRO []) 22 September 2005 (2005-09-22) abstract	1-4
E	-& EP 1 737 044 A (JAPAN SCIENCE & TECH AGENCY [JP]) 27 December 2006 (2006-12-27) the whole document	1-4
A	EP 1 551 059 A2 (SAMSUNG ELECTRONICS CO LTD [KR]) 6 July 2005 (2005-07-06) figure 6	2

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No

PCT/JP2006/322327

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
WO 2006051993	A2	18-05-2006	US 2006108636 A1	25-05-2006
US 2001014535	A1	16-08-2001	NONE	
WO 2005088726	A	22-09-2005	EP 1737044 A1	27-12-2006
EP 1737044	A	27-12-2006	WO 2005088726 A1	22-09-2005
EP 1551059	A2	06-07-2005	JP 2005197719 A	21-07-2005
			KR 20050070675 A	07-07-2005
			US 2005139923 A1	30-06-2005