



(51) International Patent Classification:

H02M 3/158 (2006.01)

(21) International Application Number:

PCT/US2019/059632

(22) International Filing Date:

04 November 2019 (04.11.2019)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

16/191,308 14 November 2018 (14.11.2018) US

(71) Applicant: CISCO TECHNOLOGY, INC. [US/US]; 170

West Tasman Drive, San Jose, CA 95134-1706 (US).

(72) Inventors: ARDUINI, Douglas, Paul; 506 Cartagena Lane, San Ramon, CA 94583 (US). GOERGEN, Joel, Richard; 18129 Clouds Rest Road, Soulsbyville, CA 95372 (US). BAEK, Sung, Kee; 730 Pradera Way, San Ramon, CA 94583 (US).

(74) Agent: KAPLAN, Cindy, S.; P.O. Box 2448, Saratoga, CA 95070 (US).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JO, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

(54) Title: MULTI-RESONANT CONVERTER POWER SUPPLY




FIGURE 1

(57) Abstract: In one embodiment, an apparatus includes a first stage comprising a first active switch, a first resonant inductor, and a resonant capacitor and a second stage comprising a second active switch, a second resonant inductor, and a filter capacitor. The first and second stages form a non-isolated multi-resonant converter for converting a DC input voltage to a DC output voltage.



Published:

- *with international search report (Art. 21(3))*
- *before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments (Rule 48.2(h))*

MULTI-RESONANT CONVERTER POWER SUPPLY

TECHNICAL FIELD

[0001] The present disclosure relates generally to voltage converters, and more particularly, to multi-resonant converters.

BACKGROUND

[0002] DC-to-DC converters are used to convert a DC voltage at one level to a DC voltage at another level and deliver power to a load. Such converters typically comprise a transformer, which provides power transfer from input to output as a voltage converter. The transformer may also provide galvanic isolation between input and output in most applications. In conventional resonant topologies, a transformer is typically needed for wide voltage conversion ranges from input to output for good efficiency. Use of a transformer, however, limits the switching frequency due to core loss at higher frequencies and has additional drawbacks such as complex circuitry, large size, and high cost.

BRIEF DESCRIPTION OF THE DRAWINGS

[0003] Figure 1 illustrates an example of a step-down Multi-Resonant Converter (MRC), in accordance with one embodiment.

[0004] Figure 2 illustrates operation of the MRC shown in Figure 1.

[0005] Figure 3 illustrates an example of a high voltage-ratio step-down MRC, in accordance with one embodiment.

[0006] Figure 4 illustrates operation of the MRC shown in Figure 3.

[0007] Figure 5 illustrates additional detail of operation of the MRC shown in Figure 3 in a power storage stage and power transfer stage.

[0008] Figure 6 illustrates an example of an MRC step-down-up buck-boost, in accordance with one embodiment.

[0009] Figure 7 illustrates operation of the MRC shown in Figure 6.

[0010] Figure 8A illustrates an example of an MRC step-up-down boost-buck, in accordance with one embodiment.

[0011] Figure 8B illustrates an example of an MRC step-up boost-boost, in accordance with one embodiment.

[0012] Figure 9 is a block diagram illustrating implementation of the MRC as a point-of-load power supply on a line card or fabric card, in accordance with one embodiment.

[0013] Figure 10 is an example illustrating implementation of the MRC topology of Figure 6 in an AC/DC PFC (Power Factor Correction) MRC stage to isolated DC/DC converter.

[0014] Figure 11A is an example illustrating implementation of the step-down MRC topology of Figure 1 in a DC/DC isolated MRC with a forward converter transformer stage.

[0015] Figure 11B is an example illustrating implementation of the step-up MRC topology of Figure 6 in a DC/DC isolated MRC with a forward converter transformer stage.

[0016] Figures 12A and 12B are examples illustrating implementation of an isolated MRC with flyback PWM of the resonant capacitor and a second resonant switched stage with a synchronous rectifier.

[0017] Corresponding reference characters indicate corresponding parts throughout the several views of the drawings.

DESCRIPTION OF EXAMPLE EMBODIMENTS

Overview

[0018] Aspects of the invention are set out in the independent claims and preferred features are set out in the dependent claims. Features of one aspect may be applied to each aspect alone or in combination with other aspects.

[0019] In one embodiment, an apparatus generally comprises a first stage comprising a first active switch, a first resonant inductor, and a resonant capacitor and a second stage comprising a second active switch, a second resonant inductor, and a filter capacitor. The first and second stages form a non-isolated multi-resonant converter topology for converting a DC input voltage to a DC output voltage.

[0020] The non-isolated multi-resonant converter may comprise a step-down converter or a step-up converter. In one or more embodiments, one or both stages comprise a synchronous rectifier. In one or more embodiments, the first and second

resonant inductors operate with currents in discontinuous mode and a voltage at the resonant capacitor discharges to zero on each of a plurality of cycles. In one or more embodiments, both stages operate in discontinuous current mode with zero-current turn-on, the first stage operating at zero-current turn-off at a maximum duty cycle, and the second stage operating at zero-current turn-off at ninety degrees of a half-sine transfer pulse current. In one or more embodiments, the first stage is configured to use pulse width modulation or frequency modulation to regulate a charge stored on the resonant capacitor to regulate output voltage and current. In one or more embodiments, the second resonant inductor comprises a tapped inductor.

[0021] In another embodiment, an apparatus generally comprises a card for insertion into a network device, the card comprising a point-of-load power supply comprising a first stage comprising a first switch, a first inductor, and a resonant capacitor and a second stage comprising a second switch, a second inductor, and a filter capacitor. The first stage comprises a power regulation resonant stage and the second stage comprises a voltage converter stage to form a non-isolated multi-resonant converter.

[0022] In yet another embodiment, an apparatus generally comprises a point-of-load power supply comprising a first stage comprising a first active switch, a resonant inductor, and a resonant capacitor and a second stage comprising a second active switch, a tapped resonant inductor, and a filter capacitor. The first stage and second stage form a non-isolated multi-resonant converter for converting a DC input voltage to a DC output voltage with a step-down voltage conversion with a large input-to-output ratio example of 48 volts to 1 volt or a step-up voltage conversion with a large input-to-output ratio example of 48 volts to 400 volts.

[0023] Further understanding of the features and advantages of the embodiments described herein may be realized by reference to the remaining portions of the specification and the attached drawings.

Example Embodiments

[0024] The following description is presented to enable one of ordinary skill in the art to make and use the embodiments. Descriptions of specific embodiments

and applications are provided only as examples, and various modifications will be readily apparent to those skilled in the art. The general principles described herein may be applied to other applications without departing from the scope of the embodiments. Thus, the embodiments are not to be limited to those shown, but are
5 to be accorded the widest scope consistent with the principles and features described herein. For purpose of clarity, details relating to technical material that is known in the technical fields related to the embodiments have not been described in detail.

[0025] One or more embodiments described herein provide a two-stage, two-
10 switch, multi-resonant voltage converter operable to provide wide-range (high voltage conversion ratio) input-to-output voltages, step-up or step-down, without a transformer for higher frequency, and high efficiency with fewer parts, smaller space requirements, and lower cost. As described in detail below, the topology combines a resonant or quasi-resonant first stage for power regulation and a second
15 stage that acts as a voltage converter thereby enabling a wide voltage conversion range with high efficiency. In one or more embodiments, the topology may provide a DC/DC non-isolated power supply comprising a two-stage, two-switch multi-resonant converter (MRC) with quasi-resonant or full-resonant operation in one or both stages that provides voltage conversion over wide voltage ratios of up-
20 conversion or down-conversion at high efficiency.

[0026] The embodiments described herein provide higher frequency and efficiency with fewer components for high power density. In one or more embodiments, higher efficiency is provided with soft switching resonant or quasi-resonant charging and discharging stages and higher frequency is provided without
25 transformers typically needed for high voltage ratio conversion for step-down or step-up converters. Soft-switching in most phases provides high efficiency and lower stresses on switches and components.

[0027] As previously noted, one or more embodiments provide large voltage conversion ratios as a down-converter or up-converter without a transformer or
30 losses in performance. Thus, a high voltage-ratio step-down or step-up converter may be implemented using the embodiments described herein without the need for a

transformer. By eliminating the need for a transformer for wide voltage conversion, very high frequencies may be used with smaller size packages and higher efficiency. In one or more embodiments, the converter provides flexible voltage or current regulation including pulse width modulation (PWM), frequency modulation (FM), or both pulse width modulation and frequency modulation.

[0028] Referring now to the drawings, and first to Figure 1, an example of a multi-resonant converter (MRC) power supply circuit, generally indicated at 10, is shown in accordance with one embodiment. In the example shown in Figure 1, the MRC 10 is a two-stage, two-switch resonant-buck-buck converter. A first stage 9 comprises a first active switch 12 (Q1), a first resonating inductor 13 (L_{R1}), a resonant capacitor 14 (C_R), and a first synchronous rectifier 15 (Q2). A second stage 11 comprises a second active switch 16 (Q3), a second resonating inductor 17 (L_{R2}), a filter capacitor 18 (C_F), and a second synchronous rectifier 19 (Q4). A DC input voltage V_{in} (DC voltage source) is converted to a DC output voltage to be imposed across a load represented by resistor R_L . The first inductor L_{R1} is electrically coupled in series with the first switch Q1 and the resonant capacitor C_R . The second inductor L_{R2} is electrically coupled in series with the second switch Q3 and the filter capacitor C_F . The synchronous rectifiers Q2 and Q4 are in parallel with the capacitors C_R and C_F . The resistor R_L is connected in parallel with the capacitor C_F to form a load. As described in detail below, resonant power transfer is provided between an input LC charge storage stage (first stage 9) to output voltage conversion stage (second stage 11) to output capacitor C_F and load R_L . The first and second stages form a non-isolated multi-resonant converter for converting a DC input voltage to a DC output voltage.

[0029] The switches Q1 and Q3 and synchronous rectifiers Q2 and Q4 may comprise any suitable actively controlled switching device (active switch) capable of operating at the desired switching frequency, such as a Metal Oxide semiconductor Field Effect Transistor (MOSFET), a Bipolar Junction Transistor (BJT), a Gallium Nitride Field Effect Transistor (GaN FET), or a solid state relay (SSR). Closing and opening of the switches may be managed by control logic coupled to the switch (not shown). The control logic may be part of a processor or

a separate integrated circuit such as a pulse width modulation (PWM) controller.

The voltage step-down for the MRC topology shown in Figure 1 may be, for example, 50 volts to 25 volts (50:25V) or other suitable ratio.

[0030] The MRC 10 generally stores an energy voltage charge from the input voltage V_{in} to C_R and transfers that energy charge to the output filter and load with a power transfer function at $P_{in} = \frac{1}{2} C_R V_{CR}^2 F$, where P_{in} is the input power, V_{CR} is a capacitance peak voltage charge, C_R is the resonant capacitance, and F is a switching frequency. The first LC resonant stage switch Q1 charges the resonant capacitor C_R with a stored power pulse from the input voltage V_{in} in a first half-sine period of the switching frequency, as described below with respect to Figure 2. The second LC resonant stage switch Q3 then transfers the stored power in the resonant capacitor C_R as a voltage converter in the output filter capacitor C_F and load R_L at high frequency. The resonant inductor current typically operates at a discontinuous mode and the resonant capacitor voltage discharges to zero minimum voltage on each cycle with discontinuous current operation (see V_{CR} trace in Figure 2). This may require that the second stage discharge switch duty cycle be adjusted or modulated at less than 90-degrees switching cycle. But there are other possible control modes where the minimum voltage on C_R is above or below zero on each switching cycle and with discontinuous or continuous current operation where the second stage discharge switch duty cycle may be adjusted to more or less than 90-degrees switching cycle and the synchronous rectifier may be eliminated.

[0031] It is to be understood that the MRC power supply topology shown in Figure 1 is only an example and that modifications may be made to the circuit without departing from the scope of the embodiments. For example, one or both of the synchronous rectifiers Q2, Q4 may be removed. Also, the inductor L_{R2} may be replaced with a tapped inductor, as described below with respect to Figure 3. The circuit may also be modified to provide step-up conversion, as described below with respect to Figures 8, 10A, and 10B. Typically the minimum voltage on C_R is zero on each cycle with discontinuous current operation, but in some control applications this may require that the second stage discharge switch duty cycle be adjusted or modulated at less than 90-degrees switching cycle. But there are other possible

control modes where the minimum voltage on C_R is above or below zero on each switching cycle and with discontinuous or continuous current operation where the second stage discharge switch duty cycle may be adjusted to more or less than 90-degrees switching cycle and the synchronous rectifier may be eliminated. Also, in one or more embodiments, the circuit may include an input isolation stage and the input isolation stage may be part of the input switching stage.

[0032] Figure 2 illustrates step-down MRC operation for the converter 10 shown in Figure 1. Q1 and Q3 traces in Figure 2 illustrate the on/off states of the switches. Q1 in Figure 2 is the duty cycle power charge switch and Q3 is the power transfer switch. Q2 and Q4 are synchronous rectifiers with Q2 a synchronous rectifier only for Q1 Duty_(0-0.5) modulation. The voltage and current at L_{R1} are shown at V_{LR1} and I_{LR1} , respectively. The voltage and current at L_{R2} are shown at V_{LR2} and I_{LR2} , respectively. V_{CR} illustrates the charge and discharge at C_R . The resonant capacitor C_R will charge to two times V_{in} at full-duty cycle. The input switch Q1 is modulated as 0-50%/cycle (duty cycle) of resonant input charge cycle with zero-current on-switching to modulate C_R with 0-2 times input voltage through L_{R1} current (I_{LR1}).

[0033] In this example, the first LC resonant switched stage 9 operates in a discontinuous current mode with zero-current turn-on and zero-current turn-off at the maximum duty cycle of 50% of the switching frequency as a resonant half-cycle (Figures 1 and 2). The first LC switch resonant stage 9 may use pulse-width-modulation (PWM) over the 0-50% duty cycle to regulate the voltage charge stored on the resonant capacitor C_R to regulate the output voltage and current. During PWM switching, less than the 50% of the maximum duty cycle will turn-off with interrupting current with use of a synchronous rectifier for the first resonant inductor. Another method for regulating the output voltage and current uses frequency-modulation (FM) below the resonant switching maximum frequency. A combination of both PWM and FM may also be used.

[0034] In this example, the second CL resonant switched stage 11 operates in a discontinuous current mode with zero-current turn-on, but turn-off at 90-degrees of the half-sine transfer pulse current where the synchronous rectifier clamps the

current back to the output filter capacitor C_F and load R_L . The first $\frac{1}{2}$ -cycle of energy storage and the second $\frac{1}{2}$ -cycle of energy transfer and voltage conversion complete one power cycle at the switching frequency. The output switch Q3 is fixed for 25%/cycle resonant output discharge $\frac{1}{2}$ -cycle with zero-current on-switching and transfers energy in L_{R2} charging current into filter capacitor (output capacitor) C_F and load R_L . This allows all of the energy storage in C_R to be transferred to the output and to leave the voltage on C_R at zero volts for the next charge cycle. The output inductor L_{R2} may have, for example, a 25%/cycle linear output discharge of L_{R2} current (I_{LR2}) charging into the output capacitor C_F and load R_L .

[0035] The following are examples of MRC power transfer functions for the circuit shown in Figure 1 and operation shown in Figure 2:

$$P_{in} = \frac{1}{2} * C_R * V_{CR}^2 * F_s$$

Wherein:

C_R = resonant capacitor;
 V_{CR} = capacitor peak charge voltage; and
 F_s = switching frequency.

[0036] In one example input power is defined as follows:

$$\begin{aligned} P_{in} &= V_{in}^2 * .637 \text{ avg} * \text{Eff} * D / R_{in} \\ &= V_{in}^2 * .637 \text{ avg} * \text{Eff} * D / Z_0 \end{aligned}$$

Wherein:

$Z_0 = (L_R / C_R)^{.5}$;
 L_R = resonant inductor;
 C_R = resonant capacitor; and
 D = Duty Cycle

$$\text{Resonant half-cycle} = 1 / (2 * F) = 1 / (\pi * (L_R / C_R)^{.5})$$

[0037] The first stage 9 provides energy storage in the resonant capacitor C_R in a first half-cycle of the switching period. This energy represents the power input for each cycle and may be modulated by PWM or FM, as previously noted, for output voltage and current regulation. The second stage 11 provides energy transfer from the resonant capacitor C_R to the output filter capacitor C_F and the load resistance R_L .

The second stage 11 is also the voltage conversion stage as a voltage down-converter (or up-converter as described below) and controlled by the output resistance. Output power may be defined as follows:

$$P_{out} = P_{in} * \text{Eff}$$

$$5 \quad V_{out} = (P_{out} * R_L)^{.5}$$

$$V_{CR} = 2 * V_{in} * \sin(Duty_{(0-1)} * 90^0)$$

Wherein:

$$Duty_{(0-1)} = T_{Q1_ON} / 0.5T_{Fs_period}$$

$$C_R = P_{out} * \max Duty_{(0-0.5)} * \text{Eff} / (.5 * V_{CR}^2 * Fs)$$

$$10 \quad L_R = (t_R / \pi)^2 / C_R$$

Wherein t_R = resonant half-sine at $1/2 F_s$

$$C_F = i * 1/Fs / dv$$

Wherein $i = I_{out}$; Fs = switching frequency; and

$dv = V_{p-p}$ ripple

15 **[0038]** Figure 3 illustrates a DC/DC resonant-buck-buck high voltage-ratio step-down MRC non-isolated power supply converter, generally indicated at 30. In this example, the second stage inductor L_{R2} is replaced with a tapped inductor L_{R2}/L_D . L_{R2} is the resonant choke for the power transfer voltage converter stage to the output filter capacitor and the load resistor. L_D is the tapped inductor winding of
20 resonant choke L_{R2} for the current reset cycle with Q4 synchronous rectifier that resets linearly at the lower output voltage. The split inductor provides a high voltage-ratio where the L_D inductance is much smaller than L_{R2} inductance to allow less time for the L_{R2} current reset cycle with the very low output voltage on L_D compared to the higher voltage that was across L_{R2} during the Q3 discharge $1/4$ -
25 cycle. In one example, the DC/DC step-down MRC 30 shown in Figure 3 provides a 48 volts to 1 volt ratio (48:1V), 50:5V, or any other suitable step-down POL converter high voltage-ratio with high efficiency.

[0039] Figure 4 illustrates step-down MRC operation for the converter 10 shown in Figure 3. Q1 and Q3 traces in Figure 4 illustrate the on/off states of the
30 switches. Q1 in Figure 2 is the duty cycle power charge and Q3 is the power transfer. Q2 and Q4 are synchronous rectifiers with Q2 a synchronous rectifier only

for Q1 Duty_(0-0.5) modulation. The voltage and current are shown for L_{R1} at V_{LR1} and I_{LR1}, respectively. Current is shown for L_{R2} relative to synchronous rectifier Q4 at I_{LR2} and for L_D at I_{LD}. V_{CR} illustrates the charge and discharge at C_R.

[0040] Power and voltage may be calculated as previously described with respect to Figure 1. L_D may be defined as follows:

$$L_D = e * 1.5t_R * .5 / di$$

Wherein:

$$e = V_{out};$$

$$di = I_{out} / (Duty_{(0-.25)} * 0.5 \text{ for average})$$

[0041] Figure 5 illustrates power storage and voltage conversion stages in the MRC power supply topology shown in Figure 3 with a duty cycle of 0-100% in a first 1/2 cycle. Mode 1 and Mode 2 make up the resonant charge power storage stage. Mode 1 illustrates the power storage duty cycle maximum period with V_{in} into L_{R1}/C_R through Q1 for charge I_{LR1}. Mode 2 covers the power storage maximum period for discharge I_{LR1} to C_R after duty cycle with synchronous rectifier Q2. Mode 3 and Mode 4 make up the power transfer to voltage conversion stage. Mode 3 illustrates the resonant discharge of C_R into L_{R2}/C_F through Q3 for charge I_{LR2}. Mode 4 shows a linear discharge of L_{R2}/L_D for discharge I_{LR2} with synchronous rectifier Q4.

[0042] As previously noted, the MRC may also comprise a step-up converter. Figure 6 illustrates an example of a DC/DC MRC two-switch, two-stage resonant-buck-boost step-down-up power supply that can be used as a voltage step-up or step-down converter, generally indicated at 80. This topology allows simple high efficiency step-up voltage conversion with high voltage input-to-output ratios such as 48:400V, 50:400V, or other suitable ratio (e.g., at least 48:400V). In the example shown in Figure 6, a first stage includes a first switch 82 (Q1), a first resonant inductor 83 (L_{R1}), and a resonant capacitor 84 (C_R). The second stage includes a second resonant inductor 87 (L_{R2}), second switch 86 (Q3) and filter capacitor 88 (C_F). In this example, each stage also includes a synchronous rectifier 85 (Q2), 89 (Q4).

[0043] Figure 7 illustrates operation of the two-stage, two-switch step-up example MRC 80 shown in Figure 6. The on/off cycles of the switches are shown at Q1 and Q3. Q1 is the duty cycle power charge and Q3 is the power transfer. Q2 and Q4 are synchronous rectifiers, with Q2 a synchronous rectifier only for Q1 duty cycle 0-50% modulation.

[0044] Voltage and current between switch Q1 and inductor L_{R1} are shown at V_{LR1} and I_{LR1} , respectively. The charge and discharge voltage of C_R is shown at V_{CR} . Voltage at L_{R2} is shown at V_{LR2} . Current between L_{R2} and Q3 is shown at I_{LR2}/I_{Q3} and current between I_{LR2} and Q4 is shown at I_{LR2}/I_{Q4} .

[0045] The following are example power transfer function descriptions for the circuit shown in Figure 6 and corresponding operation shown in Figure 7.

$$V_{out} = (P_{out} * R_L)^{.5}$$

$$P_{out} = P_{in} * Eff = .5 * C_R * V_{CR}^2 * F_s * Eff$$

$$V_{CR} = 2 * V_{in} * \sin(Duty_{(0-1)} * 90^\circ)$$

Wherein:

$$Duty_{(0-1)} = T_{Q1_ON} / 0.5T_{Fs_period}$$

$$C_R = P_{out} * Duty * Eff / (.5 * V_{CR}^2 * F_s)$$

$$L_{R1} = (tR / \pi)^2 / C_R$$

Wherein:

$$tR = \text{resonant half-sine at } 1/2 F_s$$

$$L_{R2} = e * (1.5tR * .5) / di$$

Wherein:

$$e = V_{out}; \text{ and}$$

$$di = I_{out} / (Duty * 0.5 \text{ for average})$$

$$C_F = i * 1/F_s / dv$$

Wherein:

$$i = I_{out};$$

$$F_s = \text{switching frequency; and}$$

$$dv = V_{p-p} \text{ ripple}$$

[0046] Another example of a DC/DC resonant-boost-buck step-up-down MRC non-isolated (unisolated) voltage converter with two switches and two

synchronous rectifiers is shown in Figure 8A and generally indicated at 100 that can be used as a voltage step-up or a step-down converter. The circuit 100 includes resonant inductors 103 (L_{R1}), 107 (L_{R2}), resonant capacitor 104 (C_R), filter capacitor 108 (C_F), switches 105 (Q1) and 106 (Q3), and synchronous rectifiers 102 (Q2), and 109 (Q4). The MRC 100 is configured to provide higher storage charge voltage. An example of an MRC step-up boost-boost, generally indicated at 101 is shown in Figure 8B. As shown in Figure 8B, the components in the second stage have been modified to change from a buck to a boost.

[0047] In one or more embodiments, a POL converter 110 in accordance with one of the embodiments described herein may be used to replace a conventional IBC (Intermediate-Bus-Converter) and POL converter on a line card or fabric card 112, as shown in Figure 9. In one example, the POL converter 110 may be used to replace a standard 48:12/10V IBC plus a 12/10V:1V POL converter with a 48:1V POL, while providing high efficiency, small size, low cost package and eliminating a transformer for size and frequency limits. In the example shown in Figure 9, the POL 110 receives power from a PSU (Power Supply Unit) 114 and provides power to one or more processor (e.g., ASIC (Application Specific Integrated Circuit)), memory, or other chips or devices 116.

[0048] It is to be understood that the implementation shown in Figure 9 is only an example, the POL may be used on any type of board or system type and power supply application, including for example, LED, Laser, battery charger, motor, fan, etc.

[0049] The embodiments described herein may be implemented, for example, in Board Mounted Power (BMP) POL power supplies, BMP IBC power supplies, Front End Power (FEP) Power Factor Converter (PFC) power sections, LLC-type resonant power converters, high voltage multipliers, buck, boost, forward, multi-phase stages, or any other suitable applications.

[0050] In one example shown in Figure 10, the MRC topology of Figure 6 may be incorporated for use in an AC/DC non-isolated PFC (Power Factor Correction) MRC stage to an isolated DC/DC converter, generally indicated at 120. The circuit may comprise, for example, an AC input rectifier to MRC two-stage

buck-boost two-switch two-synchronous rectifier example as a step-up converter stage to an isolation DC/DC converter stage. In the example shown in Figure 10, the circuit includes a PFC stage with a large C_{F1} capacitance provides bulk voltage energy storage for line drop-out time protection with output power ride-through
5 time. Also the PFC MRC provides no inrush surge current so no soft-start circuit is needed. Any bulk voltage may be used and switch Q1 and the input bridge rectifier may be replaced with a bridgeless PFC rectifier and first stage switching circuit. The C_R peak voltage may charge to 2 times the maximum peak input line voltage and needs to be lower than the minimum bulk voltage on C_{F1} to provide good PFC
10 through the input AC waveform. The minimum voltage on C_R needs to be at zero on each switching cycle to provide best PFC though each sine wave half cycle so the L_{R1} charge current can follow the rectified input line proportional to the duty cycle of Q1. This may require the second stage Q3 switch to adjust or modulate the duty cycle to less than 90-degrees switching cycle throughout the line rectified sine
15 wave. PFC power supplies may use MRC buck-boost, boost-buck, or boost-boost converters for different applications.

[0051] Figures 11A, 11B, 12A, and 12B illustrate examples in which the MRC topologies described herein (e.g., MRC topology of Figure 1) may be used in a DC/DC isolated MRC with a forward converter transformer stage to form a power
20 supply circuit. In one example, a circuit 130 includes an isolated MRC buck-buck step-down-down voltage converter with two switches and three synchronous rectifiers (Figure 11A). In another example, a circuit 132 forms an isolated MRC resonant buck-boost step-down-up voltage converter with two switches and three synchronous rectifiers (Figure 11B). Figures 12A and 12B illustrate example
25 topologies, generally indicated at 140 and 142, respectively, comprising an isolated MRC with flyback PWM control of the resonant capacitor charge and a synchronous rectifier as the first stage to a resonant-buck or a resonant-boost second stage.

[0052] It is to be understood that the circuits shown in Figures 10, 11A, 11B,
30 12A, and 12B are only examples and that the MRC topologies described herein may

be incorporated in any other type of circuit or topology to create other types of circuits for implementation in other applications.

[0053] The multi-resonant converter (MRC) power supply circuits described herein may be used in any type of power supply application including a network device (e.g., server, router, switch, gateway, controller, edge device, access device, aggregation device, core node, intermediate node, or other network device). The network device may operate in the context of a data communications network including multiple network devices and may communicate over one or more networks.

[0054] The network device may be a programmable machine implemented in hardware, software, or any combination thereof. The network device may include one or more processor, memory, and network interface. Memory may be a volatile memory or non-volatile storage, which stores various applications, operating systems, modules, and data for execution and use by the processor. Logic may be encoded in one or more tangible media for execution by the processor. For example, the processor may execute codes stored in a computer-readable medium such as memory. The computer-readable medium may be, for example, electronic (e.g., RAM (random access memory), ROM (read-only memory), EPROM (erasable programmable read-only memory)), magnetic, optical (e.g., CD, DVD), electromagnetic, semiconductor technology, or any other suitable medium. The network interfaces may comprise one or more line cards, fabric cards, service card, router processor card, controller card, or other card, element, or component and the POL converter may be located on one or more the cards. It is to be understood that the network device described herein is only an example and that the embodiments described herein may be implemented on different configurations of network devices.

[0055] Although the method and apparatus have been described in accordance with the embodiments shown, one of ordinary skill in the art will readily recognize that there could be variations made to the embodiments without departing from the scope of the invention. Accordingly, it is intended that all matter contained in the

above description and shown in the accompanying drawings shall be interpreted as illustrative and not in a limiting sense.

CLAIMS

WHAT IS CLAIMED IS:

1. An apparatus comprising:
 - 5 a first stage comprising a first active switch, a first resonant inductor, and a resonant capacitor; and
 - a second stage comprising a second active switch, a second resonant inductor, and a filter capacitor;
 - wherein said first and second stages form a non-isolated multi-resonant
 - 10 converter for converting a DC input voltage to a DC output voltage.
2. The apparatus of claim 1 wherein the non-isolated multi-resonant converter comprises a step-down voltage converter.
- 15 3. The apparatus of claim 1 wherein the non-isolated multi-resonant converter comprises a step-up voltage converter.
4. The apparatus of any of claims 1 to 3 wherein at least one of said stages comprises a synchronous rectifier.
- 20 5. The apparatus of any of claims 1 to 4 wherein each of said stages comprises a synchronous rectifier.
6. The apparatus of any of claims 1 to 5 wherein said first and second
- 25 resonant inductors operate with currents in discontinuous mode and wherein a voltage at the resonant capacitor discharges to zero on each of a plurality of cycles.
7. The apparatus of any of claims 1 to 6 wherein said first and second
- 30 resonant inductors operate with currents in continuous mode and wherein a voltage at the resonant capacitor discharges other than zero on each of a plurality of cycles.

8. The apparatus of any of claims 1 to 7 wherein said first stage and said second stage operate in discontinuous current mode with switch zero-current turn-on and wherein said first stage switch operates at zero-current turn-off at a maximum duty cycle and said second stage operates at zero-current turn-on.

5

9. The apparatus of any of claims 1 to 8 wherein the apparatus is operable to use frequency modulation to regulate output voltage and current.

10. The apparatus of any of claims 1 to 9 wherein said first stage is configured to use pulse width modulation to regulate a charge stored on the resonant capacitor to regulate output voltage and current.

11. The apparatus of any of claims 1 to 10 wherein said second resonant inductor comprises a tapped inductor.

15

12. The apparatus of any of claims 1 to 11 wherein the apparatus comprises a power factor correction stage.

13. The apparatus of any of claims 1 to 12 wherein the apparatus comprises an input isolation stage.

20

14. An apparatus comprising:
a card for insertion into a network device, the card comprising a point-of-load power supply comprising:

25 a first stage comprising a first switch, a first inductor, and a resonant capacitor; and

a second stage comprising a second switch, a second inductor, and a filter capacitor;

wherein said first stage comprises a power regulation resonant stage and said second stage comprises a voltage converter resonant stage to form a non-isolated multi-resonant converter.

30

15. The apparatus of 14 wherein the point-of-load power supply eliminates a need for an intermediate bus converter on the card.

16. The apparatus of claim 14 or 15 wherein at least one of said stages
5 comprises a synchronous rectifier.

17. The apparatus of any of claims 14 to 16 wherein the apparatus comprises an input isolation stage.

18. The apparatus of any of claims 14 to 17 wherein said second inductor
10 comprises a tapped resonant inductor.

19. The apparatus of any of claims 14 to 18 wherein said first stage is configured to use pulse width modulation or frequency modulation to regulate
15 output voltage and current.

20. A point-of-load power supply comprising:
a first stage comprising a first active switch, a resonant inductor, and a resonant capacitor; and
20 a second stage comprising a second active switch, a tapped resonant inductor, and a filter capacitor;
wherein said first stage and said second stage form a non-isolated multi-resonant converter for converting a DC input voltage to a DC output voltage with a step-down voltage conversion or a step-up voltage conversion.

25

30




FIGURE 1

2/12




FIGURE 2

3/12




FIGURE 3

4/12




FIGURE 4





FIGURE 5

6/12




FIGURE 6




FIGURE 7




FIGURE 8A




FIGURE 8B




FIGURE 9




FIGURE 10




FIGURE 11A






FIGURE 11B



INTERNATIONAL SEARCH REPORT

International application No
PCT/US2019/059632

A. CLASSIFICATION OF SUBJECT MATTER
INV. H02M3/158
ADD.

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
H02M

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

EPO-Internal

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	CHENG K W E ET AL: "CONSTANT FREQUENCY, TWO-STAGE QUASIRESONANT CONVERTOR", IEE PROCEEDINGS B. ELECTRICAL POWER APPLICATIONS, 1271980 1, vol. 139, no. 3, 1 May 1992 (1992-05-01), pages 227-237, XP000292493, the whole document	1-8, 10-20
A	US 2004/264214 A1 (XU MING [US] ET AL) 30 December 2004 (2004-12-30) paragraphs [0002] - [0053]; figures 2-5 ----- -/-	1-20



Further documents are listed in the continuation of Box C.



See patent family annex.

* Special categories of cited documents :

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

28 February 2020

Date of mailing of the international search report

09/03/2020

Name and mailing address of the ISA/

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040,
Fax: (+31-70) 340-3016

Authorized officer

Grosse, Philippe

INTERNATIONAL SEARCH REPORT

International application No
PCT/US2019/059632

C(Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	JINGQUAN CHEN ET AL: "Buck-boost PWM converters having two independently controlled switches", 32ND.ANNUAL IEEE POWER ELECTRONICS SPECIALISTS CONFERENCE. PESC 2001. CONFERENCE PROCEEDINGS. VANCOUVER, CANADA, JUNE 17 - 21, 2001; [ANNUAL POWER ELECTRONICS SPECIALISTS CONFERENCE], NEW YORK, NY : IEEE, US, vol. 2, 17 June 2001 (2001-06-17), pages 736-741, XP010559317, DOI: 10.1109/PESC.2001.954206 ISBN: 978-0-7803-7067-8 paragraph [SectionII]; figure 3 -----	1-20

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No

PCT/US2019/059632

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 2004264214	A1	30-12-2004	NONE
