



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

| | | |
|--|---|--|
| <p>(51) International Patent Classification ⁷ : H05K 3/10, H01L 21/768</p> | <p>A1</p> | <p>(11) International Publication Number: WO 00/70924</p> <p>(43) International Publication Date: 23 November 2000 (23.11.00)</p> |
| <p>(21) International Application Number: PCT/US00/11065</p> <p>(22) International Filing Date: 18 April 2000 (18.04.00)</p> <p>(30) Priority Data: 09/315,091 19 May 1999 (19.05.99) US</p> <p>(71) Applicant: INFINEON TECHNOLOGIES NORTH AMERICA CORP. [US/US]; 1730 North First Street, San Jose, CA 95112-6000 (US).</p> <p>(72) Inventor: HOINKIS, Mark, D.; 37 Spruce Ridge Drive, Fishkill, NY 12524 (US).</p> <p>(74) Agents: BRADEN, Stanton C. et al.; Siemens Corporation, Intellectual Property Dept., 186 Wood Ave. South, Iselin, NJ 08830 (US).</p> | <p>(81) Designated States: JP, KR, European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).</p> <p>Published <i>With international search report.</i></p> | |
| <p>(54) Title: INTEGRATED CIRCUITS WITH COPPER MATALLIZATION FOR INTERCONNECTIONS</p> <p>(57) Abstract</p> <p>An improved fill of high aspect ratio trenches by copper is obtained by first sputtering a thin nucleating film of copper deposited by physical vapor deposition, then depositing a thin seed layer of copper by chemical vapor deposition, and then completing the fill by electroplating. Stress migration of the fill is improved if the copper deposition is preceded by the deposition by CVD of a layer of titanium nitride either alone or preceded and/or followed by the deposition of tantalum by an ionized PVD source.</p> | | |

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

| | | | | | | | |
|-----------|--------------------------|-----------|--|-----------|--|-----------|--------------------------|
| AL | Albania | ES | Spain | LS | Lesotho | SI | Slovenia |
| AM | Armenia | FI | Finland | LT | Lithuania | SK | Slovakia |
| AT | Austria | FR | France | LU | Luxembourg | SN | Senegal |
| AU | Australia | GA | Gabon | LV | Latvia | SZ | Swaziland |
| AZ | Azerbaijan | GB | United Kingdom | MC | Monaco | TD | Chad |
| BA | Bosnia and Herzegovina | GE | Georgia | MD | Republic of Moldova | TG | Togo |
| BB | Barbados | GH | Ghana | MG | Madagascar | TJ | Tajikistan |
| BE | Belgium | GN | Guinea | MK | The former Yugoslav Republic of Macedonia | TM | Turkmenistan |
| BF | Burkina Faso | GR | Greece | | | TR | Turkey |
| BG | Bulgaria | HU | Hungary | ML | Mali | TT | Trinidad and Tobago |
| BJ | Benin | IE | Ireland | MN | Mongolia | UA | Ukraine |
| BR | Brazil | IL | Israel | MR | Mauritania | UG | Uganda |
| BY | Belarus | IS | Iceland | MW | Malawi | US | United States of America |
| CA | Canada | IT | Italy | MX | Mexico | UZ | Uzbekistan |
| CF | Central African Republic | JP | Japan | NE | Niger | VN | Viet Nam |
| CG | Congo | KE | Kenya | NL | Netherlands | YU | Yugoslavia |
| CH | Switzerland | KG | Kyrgyzstan | NO | Norway | ZW | Zimbabwe |
| CI | Côte d'Ivoire | KP | Democratic People's Republic of Korea | NZ | New Zealand | | |
| CM | Cameroon | | Republic of Korea | PL | Poland | | |
| CN | China | KR | Republic of Korea | PT | Portugal | | |
| CU | Cuba | KZ | Kazakstan | RO | Romania | | |
| CZ | Czech Republic | LC | Saint Lucia | RU | Russian Federation | | |
| DE | Germany | LI | Liechtenstein | SD | Sudan | | |
| DK | Denmark | LK | Sri Lanka | SE | Sweden | | |
| EE | Estonia | LR | Liberia | SG | Singapore | | |

INTEGRATED CIRCUITS WITH COPPER
METALLIZATION FOR INTERCONNECTIONS

Field of Invention

This invention relates to integrated circuit devices, and more particularly, to technology for interconnecting discrete circuit components of a circuit to form an integrated circuit.

Background of the Invention

As integrated circuits become denser by making the circuit components smaller and packing them closer, it becomes increasingly important to interconnect the circuit components into an integrated circuit by conductors of as low a resistance as practical. To this end, there is increasing interest in the use of copper as the metal of choice for providing such interconnections because of both favorable electrical properties and relatively low cost. Copper has proven of particular interest when used as the back-end-of-line metal to provide the final metal interconnection, particularly as part of a single or dual Damascene process in which a pattern of trenches is formed in an insulating layer. The pattern of trenches is then overfilled by depositing a copper layer over the surface of the insulating layer and the copper is then removed from the layer except where it has filled the pattern. The removal is typically done by chemical mechanical polishing (CMP). Generally it is necessary to work with trench patterns that comprise relatively narrow lines because of space considerations. To achieve high conductance (low resistance) in view of the use of narrow width trenches, it is desirable to make the trenches relatively deep.

Presently preferred technology for filling with copper trenches of a width of between .15 and 0.25 microns and a depth of about 0.3 to 0.4 microns involves a sequence of steps. These include first sputtering (physical

vapor deposition) a barrier-glue liner layer over the walls of the trench to be filled, then sputtering thereover a seed layer of copper, and finally completing the filling by electroplating copper. However, technology of this kind has proven to be relatively ineffective for essentially complete copper fill of trenches of aspect ratios much higher than five or six.

The term "trench" is used herein to describe both an extended groove and a localized via a region that extends from the bottom of the groove to a localized connection to an underling conductive region, such as a region of the semiconductor chip or another conductive line.

The present invention seeks to provide technology that can provide a satisfactory copper fill of trenches with aspect ratios significantly higher than 5 or 6, such as 10 or 12.

Another problem with copper is the issue of reliability. In particular, it is important that the conductivity of the copper fill remain relatively constant over long periods of use and not suffer from an ill described as "stress migration", which results in a change, usually an increase, in the resistance of the fill. Again present technology still has room for improvement in this respect. The present invention as another feature improves reliability especially with reducing stress migration.

Summary of the Invention

The present invention seeks to provide technology for copper filling trenches of high aspect ratios that both improves the fill of the trenches and its reliability, and in particular reduces the stress migration of the copper fill.

To this end, in one aspect the invention is based on discovering that a particular preliminary treatment of the substrate to form a barrier glue liner over the walls of the trench before any deposition of copper is useful in

improving reliability, especially in reducing the stress migration effect. In particular, this liner should comprise a layer of titanium nitride, advantageously deposited by chemical vapor deposition (CVD) of a thickness between about 25 and 200 Angstroms. Additionally, the liner can include either below and/or above this titanium nitride layer, a tantalum-rich layer, of either tantalum or tantalum nitride, deposited by physical vapor deposition (PVD), advantageously using an ionized PVD source.

In another aspect, the invention relates to a deposition sequence that results in a more complete copper fill of a trench with high aspect ratios that would not be satisfactorily filled by standard prior art filling techniques.

In particular, I have found that the best copper-fill process for trenches that have a sub micron width, for example, less than about 0.2 microns with aspect ratios in excess of 5 or 6, such as between 10 and 12, includes deposition by CVD of a copper seed layer in thickness of less than about 1000 Angstroms and advantageously of between about 400-500 Angstroms. This is preferably preceded by flash deposition of copper in particular, by a sputtering or physical vapor deposition, of a layer in thickness also of less than about 1000 Angstroms, and advantageously between about 400-500 Angstroms. The preliminary PVD step is found to aid the nucleating of the later CVD copper film. The initial PVD flash deposition need not form a continuous film over the walls of the trench to be useful. The remainder of the fill for the trench can then be provided by electroplating the copper in standard fashion, for example, using an electroplating bath comprising copper sulphate (CuSO_4) and sulphuric acid (H_2SO_4).

Viewed from one aspect, the present invention is directed to a process for the deposition of copper in a trench comprising the steps of first coating the walls of the trench with a liner that includes a layer of thickness of

between about 25 and 200 Angstroms of titanium nitride deposited by chemical vapor deposition, and then depositing the copper to fill the trench. The liner optionally may include a tantalum-rich layer.

Viewed from another aspect, the present invention is directed to a process for the deposition of copper in a trench for filling the trench comprising the steps of first depositing by chemical vapor deposition on the walls of the trench a seed layer of copper between about 200 and 1000 Angstroms thick and then filling the trench by electroplating copper.

Viewed from a more specific aspect, the present invention is directed to a process of filling a trench in an insulating layer over a silicon substrate for forming a low resistance connections. The process comprises the steps of: forming over the surface of the trench a liner including a layer of titanium nitride; forming a nucleating film over the liner by sputtering a flash layer of copper; forming a seed layer of copper over the nucleating film by chemical vapor deposition, and then filling the trench by electroplating copper.

The invention will be better understood from the following more detailed description.

Detailed Description

As has been discussed above, in the past it has been the usual practice to begin the process of copper filling a narrow trench for interconnecting components of the integrated circuit by lining the walls of the trench with a barrier-glue layer, generally of tantalum and/or tantalum nitride. In one form, the novel copper filling process of the invention may be optionally used without the usual barrier glue-liner layer that is normally deposited initially to enhance the adherent properties of copper to the materials, typically one of various silicon compounds, that form the insulating layer in which the trench is formed, and to the doped silicon or other conductor to

which the copper needs to form a low resistance ohmic connection.

However, I have investigated for use as the liner layer in connection with the problem of stress migration especially the following group of five choices: CVD TiN; CVD TiN/PVD Ta; PVD Ta/CVD TiN/PVD Ta; PVD TaN/PVD Ta; and PVD Ta. As indicated, some of these layers comprise multiple films usually involving both chemically vapor deposited films and physically vapor deposited films. Generally these layers were limited to a total thickness of less than 500 Angstroms on the sidewalls of the trench measured 0.4 microns below the surface of a trench that was less than 0.2 micron wide. Typically individual films were limited to thicknesses between about 50 to 400 Angstroms.

In particular, it was discovered that for reducing stress migration the inclusion in the liner layer of a film of chemically vapor deposited (CVD) TiN (titanium nitride) was important. Better results were obtained if there was also included by ionized physical vapor deposition (I-PVD) a tantalum-rich film. Best results were obtained when there was first deposited a I-PVD Ta-rich film, followed in turn by CVD TiN and I-PVD Ta-rich films. Advantageously, each of these depositions should be preceded by standard degassing and sputter cleaning steps. The total thickness of the seed liner layer advantageously is less than 500 Angstroms and the process should avoid deposition temperatures greater than about 500°C so as to not affect the properties of the integrated circuit.

The tantalum-rich film can be either a film of tantalum and/or a film of tantalum nitride. If included, each typically should also be in the range of between about 50 to 400 Angstroms in thickness.

After the liner is formed, one can proceed with the copper filling. In accordance with another feature of the invention that relates to improved

copper filling, particularly of trenches with aspect ratios of between 8 and 12, the copper filling sequence comprises chemical vapor deposition of a copper seed layer, preferably preceded by physical vapor deposition of a flash copper layer to aid nucleating the subsequent CVD copper seed layer. Both the copper flash layer and the copper seed layer are thin, advantageously each less than 1000 Angstroms in thickness. The filling is then completed by copper electroplating in standard fashion. Generally the electroplating is done with a copper sulphate and sulphuric acid bath but any comparable bath should be feasible. Generally the electroplating is used to overfill the trenches and the excess and the plating outside the trench is removed by planarizing the surface by chemical mechanical polishing, as is characteristic of Damascene processing.

What is Claimed is:

1. A process for the deposition of copper in a trench comprising the steps of first coating the walls of the trench with a liner that includes a layer of thickness of between about 25 and 200 Angstroms of titanium nitride by deposited chemical vapor deposition, and then depositing the copper to fill the trench.
2. The process of claim 1 in which the liner includes at least one tantalum-rich layer.
3. The process of claim 1 in which the tantalum-rich layer is chosen from the group that includes tantalum and tantalum nitride..
4. The process of claim 3 in which the tantalum-rich layer has a thickness of between about 50 to 400 Angstroms.
5. A process for the deposition of copper in a trench for filling the trench comprising the steps of depositing by chemical vapor deposition on the walls of the trench a seed layer of copper between about 200 and 1000 Angstroms thick and then filling the trench by electroplating.
6. The process of claim 5 in which the seed layer is between about 400-500 Angstroms thick.
7. The process of claim 5 in which before depositing the seed layer there is deposited a nucleating film by physical vapor deposition of a copper layer of thickness less than about 1000 Angstroms.
8. The process of claim 7 in which the nucleating layer is between about 400-500 Angstroms thick.
9. The process of claim 1 in which the copper is deposited to fill the trench by first depositing by chemical vapor deposition a seed layer of copper less than about 1000 Angstroms thick and completing the filling by copper electroplating.

10. The process of claim 2 in which the copper is deposited to fill the trench by first depositing by chemical vapor deposition a seed layer of copper less than 1000 Angstroms thick and then completing the filling by copper electroplating.

11. The process of claim 3 in which the copper is deposited to fill the trench by depositing by chemical vapor deposition a seed layer of copper less than about 1000 Angstroms thick and completing the filling by electroplating copper.

12. The process of claim 4 in which the copper is deposited to fill the trench by first depositing by chemical vapor deposition a seed layer of copper less than 1000 Angstroms thick and completing the filling by copper electroplating.

13. A process of filling a trench in an insulating layer over a silicon substrate for forming a low resistance connections comprising the steps of:

forming over the surface of the trench a liner including a layer of titanium nitride;

forming a nucleating film over the liner by sputtering a flash layer of copper;

forming a seed layer of copper over the nucleating film by chemical vapor deposition, and

then filling the trench by electroplating copper.

14. The process of claim 13 in which the trench is over-filled and the excess copper is removed by chemical mechanical polishing.

15. The process of claim 13 in which a liner includes at least one tantalum-rich layer.

16. The process of claim 15 in which the tantalum-rich layer is chosen from the group including tantalum and tantalum nitride.

17. The process of claim 16 in which the liner has a thickness less than about 500 Angstroms.
18. The process of claim 17 in which each of the tantalum-rich layers is between about 50 to 400 Angstroms thick.
19. The process of claim 13 in which the nucleating copper layer and the seed copper layer are each of a thickness between about 400-500 Angstroms.
20. The process of claim 19 in which the copper is electroplated from a bath of copper sulphate and sulphuric acid.
21. The process of claim 19 in which the trenches are overfilled and the excess copper is removed by chemical mechanical polishing.
22. The process of claim 19 in which the liner includes a tantalum-rich layer chosen from the group of tantalum and tantalum nitride.
23. The process of claim 22 in which the liner has a thickness of less than 500 Angstroms.

INTERNATIONAL SEARCH REPORT

International Application No

PCT/US 00/11065

A. CLASSIFICATION OF SUBJECT MATTER
 IPC 7 H05K3/10 H01L21/768

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
 IPC 7 H05K H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, WPI Data, PAJ

C. DOCUMENTS CONSIDERED TO BE RELEVANT

| Category ° | Citation of document, with indication, where appropriate, of the relevant passages | Relevant to claim No. |
|------------|---|-----------------------|
| A | DE 196 14 331 A (MITSUBISHI ELECTRIC CORP) 10 April 1997 (1997-04-10) column 7, line 1 - line 27 --- | 1-23 |
| A | US 5 705 849 A (ZHENG JIAZHEN ET AL) 6 January 1998 (1998-01-06) claims 4,5 --- | 1-23 |
| A | US 5 851 913 A (BANDYOPADHYAY BASAB ET AL) 22 December 1998 (1998-12-22) column 4, line 66 -column 5, line 15; figure 5 --- | 1-23 |
| A | EP 0 834 916 A (MOTOROLA INC) 8 April 1998 (1998-04-08) column 4, line 48 -column 5, line 15 --- -/-- | 1-23 |

Further documents are listed in the continuation of box C.

Patent family members are listed in annex.

° Special categories of cited documents :

- "A" document defining the general state of the art which is not considered to be of particular relevance
- "E" earlier document but published on or after the international filing date
- "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- "O" document referring to an oral disclosure, use, exhibition or other means
- "P" document published prior to the international filing date but later than the priority date claimed

- "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- "&" document member of the same patent family

Date of the actual completion of the international search

19 July 2000

Date of mailing of the international search report

31/07/2000

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
 NL - 2280 HV Rijswijk
 Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
 Fax: (+31-70) 340-3016

Authorized officer

Van Reeth, K

INTERNATIONAL SEARCH REPORT

International Application No

PCT/US 00/11065

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

| Category * | Citation of document, with indication, where appropriate, of the relevant passages | Relevant to claim No. |
|------------|--|-----------------------|
| A | US 3 582 315 A (SOPER QUENTIN FRANCIS) 1 June 1971 (1971-06-01) the whole document --- | 1 |
| A | US 5 163 220 A (PIEKARZ RICHARD C ET AL) 17 November 1992 (1992-11-17) the whole document ----- | 1 |