(51) International Patent Classification 5 : G06G 7/16, H03K 5/22, H03F 1/00

(11) International Publication Number: WO 93/17395

(43) International Publication Date: 2 September 1993 (02.09.93)

(21) International Application Number: PCT/US93/01522
(22) International Filing Date: 22 February 1993 (22.02.93)

(30) Priority data: 843,045 28 February 1992 (28.02.92) US

(71) Applicant: MEDIA VISION, INC. [US/US]; 3185 Laurelview Ct., Fremont, CA 94538 (US).

(72) Inventor: COLVIN, Bryan, J., Sr.; 4182 Cherry Avenue, San Jose, CA 95118 (US).

(74) Agent: MACPHERSON, Alan, H.; Skjerven, Morrill, MacPherson, Franklin & Friel, 25 Metro Drive, Suite 700, San Jose, CA 95110 (US).

(81) Designated States: JP, European patent (AT, BE, CH, DE, DK, ES, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).

Published With international search report.

(54) Title: DIGITALLY CONTROLLED INTEGRATED CIRCUIT ANTI-CLIPPING MIXER

(57) Abstract

An anti-clipping mixer circuit is provided within an integrated circuit. The mixer circuit allows for the independent level control of each input signal (IN(1), IN(0)), thereby allowing the optimization of the signal-to-noise ratio. A master level control is provided to limit the overall combined output signal to a level below the operational amplifier’s (10) maximum voltage level. A control circuit (16) may be used to automatically adjust the input signal levels as well as the combined output signal level.
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>AT</td>
<td>Austria</td>
<td>FR</td>
<td>France</td>
<td>MR</td>
<td>Mauritania</td>
</tr>
<tr>
<td>AU</td>
<td>Australia</td>
<td>GA</td>
<td>Gabon</td>
<td>MW</td>
<td>Malawi</td>
</tr>
<tr>
<td>BB</td>
<td>Barbados</td>
<td>GB</td>
<td>United Kingdom</td>
<td>NL</td>
<td>Netherlands</td>
</tr>
<tr>
<td>BE</td>
<td>Belgium</td>
<td>GN</td>
<td>Guinea</td>
<td>NO</td>
<td>Norway</td>
</tr>
<tr>
<td>BF</td>
<td>Burkina Faso</td>
<td>GR</td>
<td>Greece</td>
<td>NZ</td>
<td>New Zealand</td>
</tr>
<tr>
<td>BG</td>
<td>Bulgaria</td>
<td>HU</td>
<td>Hungary</td>
<td>PL</td>
<td>Poland</td>
</tr>
<tr>
<td>BJ</td>
<td>Benin</td>
<td>IE</td>
<td>Ireland</td>
<td>PT</td>
<td>Portugal</td>
</tr>
<tr>
<td>BR</td>
<td>Brazil</td>
<td>IT</td>
<td>Italy</td>
<td>RO</td>
<td>Romania</td>
</tr>
<tr>
<td>CA</td>
<td>Canada</td>
<td>JP</td>
<td>Japan</td>
<td>RU</td>
<td>Russian Federation</td>
</tr>
<tr>
<td>CF</td>
<td>Central African Republic</td>
<td>KP</td>
<td>Democratic People's Republic of Korea</td>
<td>SD</td>
<td>Sudan</td>
</tr>
<tr>
<td>CG</td>
<td>Congo</td>
<td>KR</td>
<td>Republic of Korea</td>
<td>SE</td>
<td>Sweden</td>
</tr>
<tr>
<td>CH</td>
<td>Switzerland</td>
<td>KZ</td>
<td>Kazakhstan</td>
<td>SK</td>
<td>Slovak Republic</td>
</tr>
<tr>
<td>CI</td>
<td>Côte d'Ivoire</td>
<td>LI</td>
<td>Liechtenstein</td>
<td>SN</td>
<td>Senegal</td>
</tr>
<tr>
<td>CM</td>
<td>Cameroon</td>
<td>LK</td>
<td>Sri Lanka</td>
<td>SU</td>
<td>Soviet Union</td>
</tr>
<tr>
<td>CS</td>
<td>Czechoslovakia</td>
<td>LU</td>
<td>Luxembourg</td>
<td>TD</td>
<td>Chad</td>
</tr>
<tr>
<td>CZ</td>
<td>Czech Republic</td>
<td>MC</td>
<td>Monaco</td>
<td>TG</td>
<td>Togo</td>
</tr>
<tr>
<td>DE</td>
<td>Germany</td>
<td>MG</td>
<td>Madagascar</td>
<td>UA</td>
<td>Ukraine</td>
</tr>
<tr>
<td>DK</td>
<td>Denmark</td>
<td>ML</td>
<td>Mali</td>
<td>US</td>
<td>United States of America</td>
</tr>
<tr>
<td>ES</td>
<td>Spain</td>
<td>MN</td>
<td>Mongolia</td>
<td>VN</td>
<td>Viet Nam</td>
</tr>
</tbody>
</table>
BACKGROUND OF THE INVENTION

5 Field of the Invention

This invention relates to integrated circuits and more particularly to anti-clipping mixer circuits.

DESCRIPTION OF THE RELEVANT ART

Mixer circuits are well known for combining a plurality of input signals such as audio signals and providing an output signal indicative of the combination of input signals. In a typical circuit configuration, the plurality of input signals are provided through separate resistive paths to the input of an operational amplifier. The operational amplifier is provided with a resistive feedback path having an adjustable resistance to adjust the overall gain of the mixer circuit.

When designing a mixer circuit with discreet components, the operational amplifier can be chosen such that the combined input signals do not exceed a maximum-rated voltage level of the operational amplifier. In addition, the variable feedback resistance can be adjusted to reduce the overall output voltage of the combined signals. By selecting the appropriate operational amplifier and by adjusting the feedback resistance properly, clipping of the output signal can be prevented while maintaining a relatively high signal-to-noise ratio.

Problems arise, however, if such a mixer circuit is fabricated on a digital integrated circuit. Within the digital integrated circuit environment, the maximum voltage level is typically limited to approximately ±5 volts. Therefore, the input signals provided to the input resistive elements must have relatively low levels to assure that the maximum voltage of the operational
amplifier is not exceeded. Unfortunately, this results in a poor signal-to-noise ratio.

SUMMARY OF THE INVENTION

In accordance with the present invention, an anti-clipping mixer circuit is provided within an integrated circuit. The mixer circuit allows for the independent level control of each input signal, thereby allowing the optimization of the signal-to-noise ratio. A master level control is provided to limit the overall combined output signal to a level below the operational amplifier's maximum voltage level. A control circuit may be used to automatically adjust the input signal levels as well as the combined output signal level.

These and other advantages are achieved by the present invention, in accordance with which a mixer circuit fabricated on an integrated circuit comprises an operational amplifier having first and second input lines and an output line, and a master level control including a variable resistive element connected between the first input line and the output line of the operational amplifier. The mixer circuit further comprises a plurality of variable input resistive elements, each connected to the operational amplifier and to a separate input terminal, each of the plurality of variable input resistive elements for receiving one of a plurality of input signals to be mixed. A control circuit may further be provided for controlling the resistance of the master level control and the resistances of the variable input resistive elements.

The invention will be more readily understood with reference to the drawings and the detailed description. As will be appreciated by one skilled in the art, the invention is applicable to integrated mixer circuitry in general, and is not limited to the specific embodiment disclosed.
BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 is a schematic diagram of a mixer circuit fabricated on an integrated circuit in accordance with the present invention.

Figure 2 is a schematic diagram of a mixer circuit in accordance with the present invention that includes digitally controlled resistive elements.

DETAILED DESCRIPTION

The following includes a detailed description of the best presently contemplated mode for carrying out the invention. The description is intended to be merely illustrative of the invention and should not be taken in a limiting sense.

Referring to Figure 1, a schematic diagram is shown of a mixer circuit according to the present invention. The mixer circuit is fabricated on an integrated circuit chip and includes an operational amplifier 10 and an adjustable master level control 12. The master level control 12 is connected between the inverting input line and the output line of operational amplifier 10. A plurality of variable input resistive elements 14-1 through 14-i are connected between the inverting input line of operational amplifier 10 and input terminals labelled In(1) through In(i), respectively.

The circuit of Figure 1 mixes a plurality input signals received at input terminal In(1) - In(i) and provides a combined output signal at the OUT terminal. The master level control 12 is provided to adjust the voltage level of the combined output signal such that the maximum voltage level of the operational amplifier 10 is not exceeded. It is noted that since the mixer circuit is fabricated on a digital integrated circuit, the maximum (absolute value) voltage level of operational amplifier 10 is approximately 5 volts.

Each input signal is individually adjustable by input resistive elements 14-1 through 14-i such that the
signal strength of each input signal can be maximized before mixing. As a result of the variable input resistive elements 14-1 through 14-i, each input signal can be adjusted to thereby maximize the signal-to-noise ratio of the combined output signal.

The master level control 12 and the input resistive elements 14-1 through 14-i are each implemented as digitally controlled resistors. As shown in Figure 2, each of the digitally controlled resistors includes a plurality of pass transistors PT-1 through PT-n and a plurality of fixed resistive elements R-1 through R-n. The overall resistance of each digitally controlled resistor is determined by the particular pass transistor PT-1 through PT-n that is turned on.

Referring back to Figure 1, the resistance value of the master level control 12 and the resistance values of the input resistive elements 14-1 through 14-i may be manually adjustable. Alternatively, as shown in Figure 1, a control 16 may be provided to automatically adjust the resistance of the master level control 12 and/or the resistance of any one or more of the input resistive relatives 14-1 through 14-i. In the configuration of Figure 1, the control 16 monitors the combined output signal at the OUT terminal and adjusts the resistance of the master level control 12 and the resistance of each of the input resistive elements 14-1 through 14-i such that the signal-to-noise ratio is maximized.

As a result of a circuit in accordance with the present invention, the entire mixer circuitry can be fabricated on a single digital integrated circuit. Clipping of the combined output signal can be prevented while maintaining a relatively high signal-to-noise ratio.

Numerous modifications and variations will become apparent to those skilled in the art once the above disclosure is fully appreciated. For example, each of the variable resistive elements could be implemented using switching capacitors. It is to be understood that the
above detailed description of the preferred embodiment is intended to be merely illustrative of the spirit and scope of the invention and should not be taken in a limiting sense. The scope of the claimed invention is better defined with reference to the following claims.
CLAIMS

I claim:

1. A mixer circuit for mixing audio input signals, said mixer circuit being fabricated on an integrated circuit chip, comprising:

   an operational amplifier having a first input lead, a second input lead, and an output lead;

   a digitally controlled feedback resistance having a first terminal, a second terminal, and a control input lead, said first terminal being coupled to said first input lead of said operational amplifier, said second terminal being coupled to said output lead of said operational amplifier;

   a plurality of digitally controlled input resistances, each of said digitally controlled input resistances having a first terminal, a second terminal, and a control input lead, each of said second terminals of said digitally controlled input resistances being coupled to said first input lead of said operational amplifier, each of said first terminals of said plurality of digitally controlled input resistances being coupled to a respective one of a plurality of sources of audio input signals; and

   a control circuit having an input lead and having a plurality of outputs leads, said input lead of said control circuit being coupled to said output lead of said operational amplifier, one of said output leads of said control circuit being coupled to said control input lead of said digitally controlled feedback resistance, each remaining one of said plurality of output leads of said control circuit being coupled to a respective one of said control input leads of said plurality of digitally controlled input resistances, said control circuit controlling said digitally controlled feedback resistance and said plurality of digitally controlled input
resistances such that signal strengths of at least some of said plurality of said audio input signals are maximized and such that a signal on said output lead of said operational amplifier is not clipped.

2. The mixer circuit as recited in Claim 1 wherein said control circuit generates a plurality of control signals in response to a signal on said output line, each of said plurality of control signals being output onto a respective one of said plurality of output leads of said control circuit.
### INTERNATIONAL SEARCH REPORT

**International application No.**

PCT/US93/01522

#### A. CLASSIFICATION OF SUBJECT MATTER

**IPC(S) :** G06G 7/16; H03K 5/22; H03F 1/00

**US CL :** 307/529,493,498; 328/158; 330/66,144,282,284

According to International Patent Classification (IPC) or to both national classification and IPC

#### B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

**U.S. :** 328/159; 330/69,145,147

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

#### C. DOCUMENTS CONSIDERED TO BE RELEVANT

<table>
<thead>
<tr>
<th>Category</th>
<th>Citation of document, with indication, where appropriate, of the relevant passages</th>
<th>Relevant to claim No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>A P</td>
<td>US, A, 5,140,283 (REED) 18 July 1992, See Fig. 4.</td>
<td>1 &amp; 2</td>
</tr>
<tr>
<td>A</td>
<td>US, A, 4,933,631 (ECCLESTON) 12 June 1990, See Fig. 2.</td>
<td>1 &amp; 2</td>
</tr>
<tr>
<td>A</td>
<td>US, A, 4,859,936 (ECCLESTON) 22 August 1989, See Fig. 2.</td>
<td>1 &amp; 2</td>
</tr>
<tr>
<td>A</td>
<td>US, A, 4,855,685 (HOCHSCHILD) 08 August 1989, See Fig. 1.</td>
<td>1 &amp; 2</td>
</tr>
<tr>
<td>A P</td>
<td>US, A, 4,328,465 (TAKAOKA ET AL.) 04 May 1992, See Fig. 1.</td>
<td>1 &amp; 2</td>
</tr>
</tbody>
</table>

Further documents are listed in the continuation of Box C.

See patent family annex.

**Date of the actual completion of the international search**

13 APRIL 1993

**Date of mailing of the international search report**

17 MAY 1993

**Name and mailing address of the ISA/US Commissioner of Patents and Trademarks**

Box PCT

Washington, D.C. 20231

**Authorized officer**

TERRY CUNNINGHAM

**Telephone No.**

(703) 308-4872

Form PCT/ISA/210 (second sheet)(July 1992)
<table>
<thead>
<tr>
<th>Category</th>
<th>Citation of document, with indication, where appropriate, of the relevant passages</th>
<th>Relevant to claim No.</th>
</tr>
</thead>
</table>