APPARATUS AND METHODS FOR PROVIDING REFERENCE VOLTAGES

A reference voltage generator is disclosed that may provide a plurality of reference voltages. A reference voltage generator may include a voltage divider, a multiplexer coupled to the voltage divider, an operational amplifier that may receive a voltage from the multiplexer, and a plurality of resistors that may receive an output from the operational amplifier. The reference voltages may be provided from output terminals coupled to the resistors. A reference voltage generator may include a voltage divider, two multiplexers coupled to the voltage divider, an operational amplifier coupled to each multiplexer, and a plurality of resistors coupled between the outputs of the two operational amplifiers. Reference voltages may be provided from output terminals coupled to the resistors.
APPARATUSES AND METHODS FOR PROVIDING REFERENCE VOLTAGES

BACKGROUND

[001] Reference voltage generators are used in a variety of applications. For example, reference voltages may be used for digital-to-analog and analog-to-digital applications. Voltage generators may be used for calibration of data and command-address lines in memory devices.

[002] In some applications, it may be desirable to provide a plurality of reference voltages. For example, a device may use more than one reference voltage during operation. Other applications may also benefit from multiple reference voltages.

SUMMARY

[003] An example apparatus according to an embodiment of the disclosure may include a multiplexer that may be configured to receive a plurality of voltages and provide a selected voltage, an operational amplifier that may be configured to receive the selected voltage at a non-inverting input and provide a first reference voltage from an output, a resistor coupled to the output of the operational amplifier, a first adjustable resistor coupled to the resistor, wherein a second reference voltage may be provided from between the resistor and the first adjustable resistor, and a second adjustable resistor coupled to the first adjustable resistor and to an inverting input of the operational amplifier, the second adjustable resistor may be configured to maintain a constant current through the resistor.

[004] Another example apparatus according to an embodiment of the disclosure may include a first operational amplifier that may be configured to receive a first selected voltage at a non-inverting input and provide a first reference voltage from a first output, wherein the first output may be coupled to an inverting input of the first operational amplifier, a second operational amplifier that may be configured to receive a second selected voltage at a non-inverting input and provide a second reference voltage from a second output, wherein the second output may be coupled to an inverting input of the second operational amplifier, and a voltage divider may be coupled between the first output and the second, the voltage divider may be configured to provide a plurality of
reference voltages, each of the plurality of reference voltages may have a respective voltage between a voltage of the first output and a voltage of the second output.

An example method according to an embodiment of the disclosure may include providing a selected voltage to an operational amplifier and outputting a first reference voltage; dividing with a first resistor the first reference voltage to provide a plurality of reference voltages; providing an output of the first resistor as feedback to the operational amplifier; and maintaining a constant current through the resistor.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a block diagram of a reference voltage generator according to an embodiment of the disclosure.

FIG. 2 is a circuit diagram of a reference voltage generator.

FIG. 3 is a circuit diagram of a Class AB operational amplifier according to an embodiment of the disclosure.

FIG. 4 is a circuit diagram of a bias circuit according to an embodiment of the disclosure.

FIG. 5 is a circuit diagram of a reference voltage generator according to an embodiment of the disclosure.

FIG. 6 is a block diagram of a memory according to an embodiment of the disclosure.

DETAILED DESCRIPTION

Certain details are set forth below to provide a sufficient understanding of embodiments of the invention. However, it will be clear to one skilled in the art that embodiments of the invention may be practiced without these particular details. Moreover, the particular embodiments of the present invention described herein are provided by way of example and should not be used to limit the scope of the invention to these particular embodiments. In other instances, well-known circuits, control signals, timing protocols, and software operations have not been shown in detail in order to avoid unnecessarily obscuring the invention.
Examples of reference voltage generators are described herein that may allow for multiple reference voltages to be provided at the same time. The reference voltage generators may allow a voltage difference between the multiple reference voltages to be held constant, even if the voltage levels of the reference voltages is changed. This may allow voltage ratios within and/or between circuits coupled to the reference voltages to be maintained across a range of voltage levels. The voltage levels of the reference voltages may be controlled, at least in part, by providing a selected voltage from a voltage divider. The selection of voltage levels and constant difference between reference voltages may facilitate calibration of circuits and/or devices.

Figure 1 illustrates an apparatus including a reference voltage generator (VrefGen) 100 according to an embodiment of the disclosure. As used herein, apparatus may refer to, for example, a circuit, an integrated circuit, a memory device, a memory system, an electronic device or system, a smart phone, a tablet, a computer, a server, etc. VrefGen 100 may receive an input voltage Vin and provide a plurality of reference voltages Vref<0-4>. VrefGen 100 may maintain a constant voltage difference between each of the reference voltages Vref<0-4>. For example, the voltage difference between Vref<0> and Vref<1> may be 5mV. If Vref<0> is set to -10mV, Vref<1> may be -5mV. Continuing with this example, if VrefGen 100 is modified such that Vref<0> is set to -12mV, Vref<1> may be -7mV. In some embodiments, the voltage difference between the adjacent reference voltages may be equal (e.g., Vref<4>=10mV, Vref<3>=5mV, Vref<2>=0mV, etc.). In some embodiments, the voltage difference between one set of adjacent reference voltages may be different than the voltage difference between a second set of adjacent reference voltages. For example, the voltage difference between Vref<0> and Vref<1> may be 5mV, and the voltage difference between Vref<1> and Vref<2> may be 10mV. Other configurations of reference voltages may be possible. VrefGen 100 is shown in Figure 1 as providing five reference voltages; however, in some embodiments VrefGen 100 may be configured to provide more or fewer reference voltages.

Figure 2 is a circuit diagram of a reference voltage generator 200 according to an embodiment of the disclosure. The reference voltage generator 200 may be used to implement VrefGen 100 shown in Figure 1 in some embodiments. The reference voltage generator 200 may include a voltage divider 205 coupled to a multiplexer 215.
The multiplexer 215 may be coupled to an op-amp 220. The op-amp 220 may be further coupled to a plurality of resistors 225a-d that are coupled in series. The series coupled resistors 225a-d may be coupled to one or more lines for providing reference voltages Vref<0-4>.

[016] The voltage divider 205 may be coupled to a source voltage Vdd (e.g., a positive supply) and a reference voltage Vss (e.g., a negative supply, ground, etc.). The voltage divider 205 may include resistors 210a-n+l. The resistors 210a-n+1 may divide the source voltage Vdd to provide one or more voltages. In some embodiments, the current Iresdiv through the resistors 210a-n+1 may be relatively low (e.g. 1-30μA). Voltage dividers other than that shown in Figure 2 may also be used. The voltage divider 205 may provide the one or more voltages to the multiplexer 215. The multiplexer 215 may be controlled by a controller (not shown) to provide a voltage from the voltage divider 205 as a selected voltage. The multiplexer 215 may provide the selected voltage to a non-inverting input of an operational amplifier (op-amp) 220. The op-amp 220 may output a voltage to resistors 225a-d.

[017] The resistors 225a-d may act as a voltage divider to provide reference voltages Vref<0-4>. The magnitude of the resistors 225a-d may be chosen to provide a desired voltage difference between each adjacent reference voltage Vref <0-4>. In some embodiments, the resistors 225a-d are equal in magnitude. In some embodiments, the resistors 225a-d are different magnitudes. Although four resistors 225a-d and five reference voltages Vref<0-4> are shown in Figure 2, more or fewer resistors and reference voltages may be provided.

[018] An adjustable resistor R1 may be coupled to the resistors 225a-d. The magnitude of resistor R1 may be adjusted to trim op-amp offsets and mismatches. In some embodiments, adjustable resistor R1 may be a trimmed resistor. In some embodiments, adjustable resistor R1 may include a fuse. The adjustable resistor R1 may be coupled to the inverting input of op-amp 220 and an adjustable resistor R2. Adjustable resistor R2 may also be coupled to a reference voltage Vss. The magnitude of R2 may be adjusted to keep the current Ifb through resistors 225a-d constant. Keeping Ifb constant over a range of voltages may allow the reference voltages Vref<0-4> to maintain a constant voltage difference between each reference voltage. The
constant voltage difference between each reference voltage may be maintained, for example, when the voltage provided to resistors 225a-d is altered.

[019] In some embodiments, decoupling capacitors (not shown) may be provided between an output terminal for each reference voltage Vref<0-4> and the reference voltage Vss line. The decoupling capacitors may be chosen based on the loads to which the reference voltages are provided. In some embodiments, decoupling capacitors may be provided between adjacent reference voltage output terminals. The decoupling capacitors between adjacent reference voltage output terminals may be desirable when the voltage provided from the output of the op-amp 220 changes rapidly. The decoupling capacitors between adjacent reference voltage output terminals may decrease the response time of the reference voltage generator 200. In some embodiments, the current Ifb through resistors 225a-d may be relatively high (e.g., 140µA or higher), which may also decrease the response time of the reference voltage generator 200.

[020] In some embodiments, a resistor and capacitor (not shown) coupled in series with the reference voltage Vss line may be coupled to the output terminal of reference voltage Vref<4>. The magnitudes for the resistor and capacitor may be selected to compensate for op-amp 220 (e.g., pole zero tracking frequency compensation). This may provide more stability for voltage generator 200.

[021] Figure 3 is a circuit diagram of a Class AB operational amplifier (op-amp) 300 according to an embodiment of the disclosure. The op-amp 300 may be used to implement op-amp 220 illustrated in Figure 2 in some embodiments. A Class AB op-amp may provide a strong driving strength that may facilitate a fast response time of a reference voltage generator, such as reference voltage generator 200, regardless of whether voltage levels are rising or falling.

[022] The op-amp 300 is a multi-stage op-amp configuration. The op-amp 300 includes an input stage 302. The voltage from a multiplexer, such as multiplexer 215, is provided to the non-inverting input 305 of the input stage 302. A feedback signal may be provided to the inverting input 310 of the input stage 302. The inputs 305, 310 of the input stage 302 may be biased by nCasc and nBias voltages 315, 320 provided to bias transistors of the input stage 302. The input stage 302 provides input voltages to an amplification stage 325. The amplification stage 325 may include one or more
transistors configured as one or more current mirrors. Amplification stage 325 may include one or more current mirrors in cascode configuration and/or other configuration. Amplification stage 325 may receive one or more biases voltages pCasc, pFloat, nFloat, nCasc to facilitate stability and/or Class AB performance. The type and number of biases utilized by the amplification stage 325 may vary based on the chosen Class AB op-amp configuration. The output of the amplification stage 325 may be provided to an output stage 330 that provides an output voltage at output 335 of op-amp 300. The output voltage may be provided to a plurality of resistors, such as resistors 225a-d (not shown in Figure 3). In some embodiments, a capacitor 340 may be coupled between the output 335 and a transistor of the amplification stage 325 to facilitate frequency compensation. Optionally, a resistor may be coupled in series with capacitor 340. The op-amp 300 is provided as a non-limiting example. Other Class AB op-amps may also be used in embodiments of the invention.

[023] Figure 4 is a circuit diagram of a bias circuit 400 according to an embodiment of the disclosure. The bias circuit 400 may be used to provide the bias voltage for op-amp 300 illustrated in Figure 3. The bias circuit 400 may include transistors, resistors, current sources, and other circuit elements configured to provide various bias voltages. The bias circuit 400 may provide bias voltages nBias, nCasc, nFloat, pBias, pCasc, and pFloat, for example, to op-amp 300. The nCasc and nBias bias voltages may both be generated using current source 405. The nFloat may be generated using current source 410. The pCasc and pBias may be generated using current source 420, and pFloat may be generated using current source 425. In some embodiments one or more of the current sources 405-425 may provide the same current (e.g., 260μA). In some embodiments, the current sources 405-425 may provide different currents. The bias circuit 400 is provided as a non-limiting example. More or fewer bias voltages may be generated, which may be based on the configuration of the operational amplifier. Other bias circuits may also be used in embodiments of the invention.

[024] Figure 5 is a circuit diagram of a reference voltage generator 500 according to an embodiment of the disclosure. The reference voltage generator 500 may be used to implement VrefGen 100 shown in Figure 1. The reference voltage generator 500 may include a voltage divider 505 coupled to multiplexers 515a-b. Each multiplexer 515a-b may be coupled to a corresponding op-amp 520a-b. The op-amps 520a-b may be
further coupled to a plurality of resistors 525a-d coupled in series. The resistors 525a-d may be coupled to one or more lines for providing reference voltages Vref<0-4>.

The voltage divider 505 may be similar to voltage divider 205 illustrated in Figure 2. The voltage divider 505 may be coupled to a source voltage Vdd and a reference voltage Vss. The voltage divider 505 may include resistors 510a-n+l. The resistors 510a-n+l may divide the source voltage Vdd into one or more voltages. In some embodiments, the current Iresdiv through the resistors 510a-n+l may be relatively low (e.g. 1-30μA). Other voltage dividers may also be used. The voltage divider 505 may provide one or more voltages to multiplexers 515a-b. The multiplexers 515a-b may be operated by one or more controllers (not shown). The multiplexer 515a may provide a voltage RefHi to a non-inverting input of an operational amplifier (op-amp) 520a. The op-amp 520a may provide an output to resistor 525a. The output of op-amp 520a may be fed back to the inverting input of op-amp 520a. The multiplexer 515b may provide a voltage RefLow to a non-inverting input of an op-amp 520b. The op-amp 520b may provide an output to resistor 525d. The output of op-amp 520b may be fed back to the inverting input of op-amp 520b.

The reference voltage generator 500 may be configured so that the output of the op-amp 520a is provided as Vref<4> and the output of op-amp 520b is provided as Vref<0>. The resistors 525a-d may act as a voltage divider and provide reference voltages Vref<0-4>. The magnitude of the resistors 525a-d may be chosen to provide a desired voltage difference between each adjacent reference voltage Vref<0-4>. In some embodiments, the resistors 525a-d are equal in magnitude. In some embodiments, the resistors 525a-d are different magnitudes. In some embodiments, the reference voltage generator 500 may be configured so that Vref<4> is equal to voltage RefHi and Vref<0> is equal to voltage RefLow. Although four resistors 525a-d and five reference voltages Vref<0-4> are shown in Figure 5, more or fewer resistors and reference voltages may be included in some embodiments.

When the reference voltages Vref<0-4> move from a high level to a low level, the op-amp 520b may provide a strong pull-down driving strength. Similarly, when the reference voltages Vref<0-4> move from a low level to a high level, the op-amp 520a may provide a strong pull-up driving strength. The complementary driving strength of the op-amps 520a-b may decrease the response time of the voltage generator 500. The
current Icross through the resistors 525a-d may be relatively high (e.g., 140\(\mu\)A or higher), which may also decrease the response time of the reference voltage generator 500. The mismatch of op-amps 520a-b may be minimized, which may inhibit current Icross from approaching zero.

[028] In some embodiments, decoupling capacitors (not shown) may be provided between each output terminal for reference voltages Vref<0> and the reference voltage Vss line. The decoupling capacitors may be chosen based on the loads to which the reference voltages are provided. In some embodiments, decoupling capacitors (not shown) may be provided between adjacent reference voltage output terminals. The decoupling capacitors between adjacent reference voltage output terminals may be desirable when the voltage provided from the outputs of the op-amps 520a-b changes rapidly. The decoupling capacitors between adjacent reference voltage output terminals may decrease the response time of the reference voltage generator 500.

[029] In some embodiments, a resistor and capacitor (not shown) coupled in series with the reference voltage Vss line may be coupled to the output terminal of reference voltage Vref<4> and/or Vref<0>. The resistor and capacitor may be selected to compensate for op-amps 520a-b (e.g., pole zero tracking frequency compensation). This may provide more stability for voltage generator 500.

[030] The reference voltage generators 100, 200, and/or 500 may be used to provide multiple reference voltages at the same time. The reference voltage generators described herein may have a rapid response time even with a large capacitive load on the reference voltage line. In some embodiments, the reference voltage generators 100, 200, and/or 500 described herein may be used for mismatch calibration of input buffers for data DQ and/or command/address of a memory device. The availability of multiple reference voltages at the same time may allow each input buffer to receive a different reference voltage. The ability to select from a variety of voltage levels from a voltage divider with one or more multiplexers may allow for a wide range of reference voltage levels to be used. This may facilitate minimizing the input buffer mismatch. The reference voltage generators 100, 200, and/or 500 may be used in other applications as well.

[031] Figure 6 illustrates a memory 600 according to an embodiment of the disclosure. The memory 600 includes an array 602 of memory cells, which may be, for example,
volatile memory cells (e.g., DRAM memory cells, SRAM memory cells), non-volatile memory cells (e.g., flash memory cells), or some other types of memory cells. The memory 600 includes a command decoder 606 that receives memory commands through a command bus 608 and generates corresponding control signals within the memory 600 to carry out various memory operations. The command decoder 606 responds to memory commands applied to the command bus 608 to perform various operations on the memory array 602. For example, the command decoder 606 is used to generate internal control signals to read data from and write data to the memory array 602. Row and column address signals are applied to the memory 600 through an address bus 620 and provided to an address latch 610. The address latch 610 then outputs a separate column address and a separate row address.

The row and column addresses are provided by the address latch 610 to a row address decoder 622 and a column address decoder 628, respectively. The column address decoder 628 selects bit lines extending through the array 602 corresponding to respective column addresses. The row address decoder 622 is connected to word line driver 624 that activates respective rows of memory cells in the array 602 corresponding to received row addresses. The selected data line (e.g., a bit line or bit lines) corresponding to a received column address are coupled to a read/write circuitry 630 to provide read data to a data output buffer 634 via an input-output data bus 640. Write data are applied to the memory array 602 through a data input buffer 644 and the memory array read/write circuitry 630.

The input data buffer 644 may receive data from a memory controller (not shown), for example, for storing in the array 602 in response to a write command, for example. The output buffer 634 may provide data stored in the array 602 to the memory controller in response to a read command, for example.

In some embodiments, the input data buffer 644 may be coupled to a reference voltage generator (VREFGEN) 600. VREFGEN 600 may be implemented according to an embodiment disclosed herein, for example, the reference voltage generator 200 illustrated in Figure 2 or the reference voltage generator 500 illustrated in Figure 5. VREFGEN 600 may provide one or more reference voltages to the input data buffer 644. In some embodiments, the VREFGEN 600 may provide one or more reference voltages to an input data line of the input buffer 644. The one or more reference
voltages may be used to calibrate the input data buffer 644. In some embodiments, a multiplexer (not shown) may couple VREFGEN 600 to input buffer 644. The multiplexer may apply a selected reference voltage of the one or more reference voltages from VREFGEN 600 to input buffer 644. In some embodiments, the input buffer 644 may include multiple input buffers, and one or more reference voltages may be provided to the multiple input buffers from VREFGEN 600. Other configurations may also be used.

[035] Memories in accordance with embodiments of the present invention may be used in any of a variety of electronic devices including, but not limited to, computing systems, electronic storage systems, cameras, phones, wireless devices, displays, chip sets, set top boxes, or gaming systems.

[036] From the foregoing it will be appreciated that, although specific embodiments of the invention have been described herein for purposes of illustration, various modifications may be made without deviating from the spirit and scope of the invention. Accordingly, the invention is not limited except as by the appended claims.
CLAIMS
What is claimed is:

1. An apparatus comprising:
   a multiplexer configured to receive a plurality of voltages and provide a selected voltage;
   an operational amplifier configured to receive the selected voltage at a non-inverting input and provide a first reference voltage from an output;
   a resistor coupled to the output of the operational amplifier;
   a first adjustable resistor coupled to the resistor, wherein a second reference voltage is provided from between the resistor and the first adjustable resistor; and
   a second adjustable resistor coupled to the first adjustable resistor and to an inverting input of the operational amplifier, the second adjustable resistor configured to maintain a constant current through the resistor.

2. The apparatus of claim 1, further comprising:
   a voltage divider configured to receive an input voltage and divide the input voltage to provide the plurality of voltages, wherein the multiplexer is coupled to the voltage divider and configured to receive the plurality of voltages and select a voltage from the plurality of voltages and provide the selected voltage to the operational amplifier.

3. The apparatus of claim 2, further comprising a controller coupled to the multiplexer, wherein the controller is configured to control the multiplexer to select the selected voltage received by the operational amplifier.

4. The apparatus of claim 2, wherein the voltage divider comprises a plurality of resistors coupled in series.

5. The apparatus of claim 1, further comprising a plurality of resistors coupled in series between the resistor and the first adjustable resistor, wherein reference voltages are provided from between adjacent ones of the plurality of resistors.
6. The apparatus of claim 5, wherein the reference voltages provided from between adjacent ones of the plurality of resistors are different voltages.

7. The apparatus of claim 1, wherein a voltage difference between the first reference voltage and the second reference voltage is constant.

8. The apparatus of claim 1, wherein the operational amplifier is a Class AB operational amplifier.

9. The apparatus of claim 1, further comprising a capacitor coupled to the output of the operational amplifier and between the resistor and the first adjustable resistor.

10. The apparatus of claim 1, further comprising a second resistor and a capacitor coupled in series between the output of the operational amplifier and a negative voltage supply.

11. The apparatus of claim 1, wherein the first and second adjustable resistors are trimmed resistors.

12. An apparatus comprising:
   a first operational amplifier configured to receive a first selected voltage at a non-inverting input and provide a first reference voltage from a first output, wherein the first output is coupled to an inverting input of the first operational amplifier;
   a second operational amplifier configured to receive a second selected voltage at a non-inverting input and provide a second reference voltage from a second output, wherein the second output is coupled to an inverting input of the second operational amplifier; and
   a voltage divider coupled between the first output and the second, the voltage divider configured to provide a plurality of reference voltages, each of the plurality of
reference voltages having a respective voltage between a voltage of the first output and a voltage of the second output.

13. The apparatus of claim 12, further comprising:
an input voltage divider configured to receive an input voltage and divide the input voltage to provide a plurality of voltages;
a first multiplexer coupled to the input voltage divider and configured to select a first voltage from the plurality of voltages, and provide the first selected voltage to the first operational amplifier; and
a second multiplexer coupled to the input voltage divider and configured to select a first voltage from the plurality of voltages, and provide the second selected voltage to the second operational amplifier.

14. The apparatus of claim 13, further comprising a controller coupled to the first and second multiplexers, wherein the controller is configured to control the first and second multiplexers to select the first and second selected voltages provided to the first and second operational amplifiers, respectively.

15. The apparatus of claim 12, wherein the voltage divider comprises a plurality of resistors coupled in series, wherein a separate reference voltage of the plurality of reference voltages is provided from between each of the plurality of resistors.

16. The apparatus of claim 15, wherein the separate reference voltages are different from each other and from the first and second reference voltages.

17. The apparatus of claim 12, wherein a difference between the first and second reference voltages is independent of the first and second selected voltages.

18. The apparatus of claim 12, wherein the current through the voltage divider is constant.
19. The apparatus of claim 18, wherein the current is greater than 140 microamps.

20. The apparatus of claim 12, wherein the first selected voltage is equal to the first reference voltage and the second selected voltage is equal to the second reference voltage.

21. A method comprising:
   providing a selected voltage to an operational amplifier and outputting a first reference voltage;
   dividing with a first resistor the first reference voltage to provide a plurality of reference voltages;
   providing an output of the first resistor as feedback to the operational amplifier;
   and
   maintaining a constant current through the resistor.

22. The method of claim 21, further comprising:
   dividing a source voltage to provide a plurality of voltages; and
   selecting the selected voltage from the plurality of voltages.

23. The method of claim 21, wherein the first resistor comprises a plurality of resistors.

24. The method of claim 21, wherein maintaining the constant current through the resistor includes adjusting an adjustable resistor coupled to the first resistor.
INTERNATIONAL SEARCH REPORT

PCT/CN2015/081435

A. CLASSIFICATION OF SUBJECT MATTER
G05F l/575(2006.01)i; H03M l/12(2006.01)i

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
G05F; H03M

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)
WPI, EPDOC, CNPAT, CNKI: reference l w voltage?, divider, resistor?, multiplexer, amplifier

C. DOCUMENTS CONSIDERED TO BE RELEVANT

<table>
<thead>
<tr>
<th>Category*</th>
<th>Citation of document, with indication, where appropriate, of the relevant passages</th>
<th>Relevant to claim No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>CN 101620256 A (02 MICRO. INT. LTD.) 06 January 2010 (2010-01-06) description, page 6 line 22 to page 8 line 9 and figure 2</td>
<td>12, 15-20</td>
</tr>
<tr>
<td>A</td>
<td>CN 101063754 A (BOE TECHNOLOGY GROUP CO., LTD.) 31 October 2007 (2007-10-31) the whole document</td>
<td>1-24</td>
</tr>
<tr>
<td>A</td>
<td>CN 1208991 A (NEC CORP.) 24 February 1999 (1999-02-24) the whole document</td>
<td>1-24</td>
</tr>
<tr>
<td>A</td>
<td>JPH 11121694 A (TOSHIBA CORP.) 30 April 1999 (1999-04-30) the whole document</td>
<td>1-24</td>
</tr>
<tr>
<td>A</td>
<td>US 7474245 B1 (HIMAX TECHNOLOGIES LTD.) 06 January 2009 (2009-01-06) the whole document</td>
<td>1-24</td>
</tr>
</tbody>
</table>

☑ Further documents are listed in the continuation of Box C. ☑ See patent family annex.

* Special categories of cited documents:

“A” document defining the general state of the art which is not considered to be of particular relevance

“E” earlier application or patent but published on or after the international filing date

“L” document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

“O” document referring to an oral disclosure, use, exhibition or other means

“P” document published prior to the international filing date but later than the priority date claimed

“T” later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

“X” document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

“Y” document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

“Q” document member of the same patent family

Date of the actual completion of the international search: 30 July 2015
Date of mailing of the international search report: 26 August 2015

Name and mailing address of the ISA/CN

STATE INTELLECTUAL PROPERTY OFFICE OF THE P.R.CHINA
6, Xitucheng Rd., Jimen Bridge, Haidian District, Beijing 100088, China

Authorized officer

QL Shaojie

Facsimile No. (86-10)62019451 Telephone No. (86-10)010-62413087

Form PCT/ISA/210 (second sheet) (July 2009)
### DOCUMENTS CONSIDERED TO BE RELEVANT

<table>
<thead>
<tr>
<th>Category</th>
<th>Citation of document, with indication, where appropriate, of the relevant passages</th>
<th>Relevant to claim No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Patent document cited in search report</td>
<td>Publication date (day/month/year)</td>
<td>Patent family member(s)</td>
</tr>
<tr>
<td>----------------------------------------</td>
<td>-----------------------------------</td>
<td>-------------------------</td>
</tr>
<tr>
<td>CN 101620256 A</td>
<td>06 January 2010</td>
<td>US 2009230972 A1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>US 8446142 B2</td>
</tr>
<tr>
<td></td>
<td></td>
<td>TW 1388871 B</td>
</tr>
<tr>
<td></td>
<td></td>
<td>TW 200944826 A</td>
</tr>
<tr>
<td>CN 101063754 A</td>
<td>31 October 2007</td>
<td>CN 100495128 C</td>
</tr>
<tr>
<td>CN 1208991 A</td>
<td>24 February 1999</td>
<td>CN 1140050 C</td>
</tr>
<tr>
<td></td>
<td></td>
<td>US 6147549 A</td>
</tr>
<tr>
<td></td>
<td></td>
<td>JP 3223844 B2</td>
</tr>
<tr>
<td></td>
<td></td>
<td>JP H1124766 A</td>
</tr>
<tr>
<td></td>
<td></td>
<td>KR 100422031 B1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>KR 19990007415 A</td>
</tr>
<tr>
<td>JPH 11121694 A</td>
<td>30 April 1999</td>
<td>None</td>
</tr>
<tr>
<td></td>
<td></td>
<td>EP 1253597 A1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>DE 60136440 E</td>
</tr>
<tr>
<td></td>
<td></td>
<td>EP 1225595 A1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>JP 2002260395 A</td>
</tr>
<tr>
<td></td>
<td></td>
<td>US 2002149965 A1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>US 6639833 B2</td>
</tr>
<tr>
<td></td>
<td></td>
<td>US 2002149964 A1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>US 6643179 B2</td>
</tr>
<tr>
<td></td>
<td></td>
<td>DE 60129786 T</td>
</tr>
<tr>
<td>US 2007164888 A1</td>
<td>19 July 2007</td>
<td>None</td>
</tr>
<tr>
<td>US 7474245 B1</td>
<td>06 January 2009</td>
<td>None</td>
</tr>
<tr>
<td>US 7504979 B1</td>
<td>17 March 2009</td>
<td>None</td>
</tr>
</tbody>
</table>

Form PCT/ISA/210 (patent family annex) (July 2009)