

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
15 November 2007 (15.11.2007)

PCT

(10) International Publication Number
WO 2007/130074 A1

(51) International Patent Classification:

G06F 9/30 (2006.01)

(21) International Application Number:

PCT/US2006/020569

(22) International Filing Date: 26 May 2006 (26.05.2006)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:

11/416,651 2 May 2006 (02.05.2006) US

(71) Applicant (for all designated States except US): **ATMEL CORPORATION** [US/US]; 2325 Orchard Parkway, San Jose, CA 95131 (US).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **KAABOUCH, Majid** [FR/FR]; 1, Chemin Neuf, F-13790 Rousset (FR). **LE COCQUEN, Eric** [FR/FR]; 9, Allée des Briards, F-83470 Saint Maximin la Sainte Beaulme (FR).

(74) Agents: **SAWYER, Joseph, A.** et al.; Sawyer Law Group LLP, P.O. Box 51418, Palo Alto, CA 94303 (US).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, LY, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SM, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.


(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, LV, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

— with international search report

[Continued on next page]

(54) Title: METHOD AND SYSTEM FOR CONTROLLING TIMING IN A PROCESSOR



(57) Abstract: A method and system for controlling timing in a processor. In one aspect of the present invention, the method comprises fetching a plurality of instructions, wherein each instruction has a first default execution time during a first condition, and wherein each instruction has a second default execution time during a second condition; during a first mode, executing the plurality of instructions within a same execution time regardless of whether a condition is the first condition or the second condition; and during a second mode, executing the plurality of instructions within random execution time regardless of whether a condition is the first condition or the second condition. According to the system and method disclosed herein, the method effectively modifies the timing of a processor by controlling and/or minimizing variations in the execution times of instructions.



For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

METHOD AND SYSTEM FOR CONTROLLING TIMING IN A PROCESSOR

FIELD OF THE INVENTION

The present invention relates to computer systems, and more particularly to a method and system for controlling timing in a processor.

5 BACKGROUND OF THE INVENTION

A central processing unit (CPU) is the part of a computer that interprets and carries out instructions contained in software, which can have various functions such as controlling hardware, performing computations, communication with other software. The timing execution of instructions may vary, depending on a number of various
10 conditions (e.g., status register contents, the value of a bit, the size of the following instructions, accessed peripherals, etc.).

Variations in timing execution can be a serious problem when the timing must be constant or predictable. For example, during software communication routines, a co-processor must be synchronized with the CPU. Timing variations can also cause
15 problems such as the leakage of sensitive information, etc.

Generally, known solutions are unreliable and time consuming to implement. For example, software routines are developed and manually balanced in Assembly Language to ensure that all possible paths execute in an equal number of clock cycles. This is an error prone and time-consuming process that also induces high maintenance costs and
20 risks.

Accordingly, what is needed is an improved method and system for controlling timing in a CPU. The present invention addresses such a need.

SUMMARY OF THE INVENTION

A method and system for controlling timing in a processor is disclosed. In one
25 aspect of the present invention, the method comprises fetching a plurality of instructions, wherein each instruction has a first default execution time during a first condition, and wherein each instruction has a second default execution time during a second condition; during a first mode, executing the plurality of instructions within a same execution time
30 regardless of whether a condition is the first condition or the second condition; and during a second mode, executing the plurality of instructions within random execution times regardless of whether a condition is the first condition or the second condition.

According to the system and method disclosed herein, the method effectively modifies the timing of a processor by controlling and/or minimizing variations in the execution times of instructions.

5 BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 is a block diagram of a conventional computer system.

Figure 2 is a block diagram of a processor, which may be used to implement the processor of Figure 1, in accordance with the present invention.

10 Figure 3 is a diagram illustrating a control register, which may be used to implement the one or more control registers of Figure 2, in accordance with the present invention.

Figure 4 is a flow chart showing a method for controlling timing in a processor, in accordance with the present invention.

15 Figure 5 is a timing diagram illustrating a skip instruction having a false condition (i.e., no skip), and where timing compensation is enabled in accordance with the present invention.

Figure 6 is a timing diagram illustrating a skip instruction having a true condition (i.e., skip), and where timing compensation is enabled in accordance with the present invention.

20 Figure 7 is a timing diagram illustrating an instruction having controlled compensation in accordance with another embodiment of the present invention.

Figure 8 is a timing diagram illustrating a CPU loop on a skip instruction in accordance with another embodiment of the present invention.

25 DETAILED DESCRIPTION OF THE INVENTION

The present invention relates to computer systems, and more particularly to a method and system for controlling timing in a processor. The following description is presented to enable one of ordinary skill in the art to make and use the invention, and is provided in the context of a patent application and its requirements. Various
30 modifications to the preferred embodiment and the generic principles and features described herein will be readily apparent to those skilled in the art. Thus, the present invention is not intended to be limited to the embodiments shown, but is to be accorded the widest scope consistent with the principles and features described herein.

A method and system in accordance with the present invention for controlling

timing in a processor are disclosed. The method includes controlling the execution times in which a processor executes particular types of instructions in order to improve the overall security of the processor. According to the system and method disclosed herein, the method effectively modifies the timing of a processor by controlling and/or minimizing variations in the execution times of instructions. During a timing compensation mode, instructions are executed within a same execution time regardless of whether a condition is true or false. During a controlled compensation mode, instructions are executed within random execution times regardless of whether a condition true or false. To more particularly describe the features of the present invention, refer now to the following description in conjunction with the accompanying figures.

Although the present invention disclosed herein is described in the context of CPUs, branch instructions, and skip instructions, the present invention may apply to other types of processors and other types of instructions, and still remain within the spirit and scope of the present invention.

Figure 1 is a block diagram of a conventional computer system. The computer system 100 includes a processor 102, a bus 104, system memory 106 (e.g., hard drive, random access memory (RAM)), I/O devices 108 (e.g., keyboard, display, mouse, etc.), and a network interface 110 for connecting to a network such as a local area network (LAN) or the Internet. Figure 2 is a block diagram of a processor 200, which may be used to implement the processor 102 of Figure 1, in accordance with the present invention. The processor 200 includes a control mechanism 201, which has one or more control registers 202. Figure 3 is a diagram illustrating a control register 300, which may be used to implement the one or more control registers 202 of Figure 2, in accordance with the present invention. The control register 300 includes two bits 302 and 304. The operation of the control register 300 is described in further detail below.

Timing compensation, in accordance with the present invention, refers to a process that provides constant execution timing of instructions. In one implementation, timing compensation is applied to the branch and skip instructions, but may apply to other types of instructions. Table 1 shows a list of various types of branch instructions 320 and skip instructions 322. The timing execution of branch and skip instructions typically varies, because the number of cycles required to execute a given instruction varies. A conditional branch or conditional skip instruction executes in a different number of cycles depending on the condition being true or false. For example, as shown in column 330 of Table 1, the default timing execution for a branch instruction may

range from one to two cycles, and the default timing execution for a skip instruction may range from one to three cycles. In accordance with the present invention, a control mechanism 201 varies the number of cycles it takes to execute particular instructions. During timing compensation, the execution time is the same regardless of the condition. During controlled compensation, the execution time random regardless of the condition, which prevents leakage of information. The control mechanism 201 is a digital block that compensates or controls (randomizes) the number of cycles taken by a conditional instruction to execute.

The equalization or randomization may be performed automatically by software, which is advantageous over manual operations, since manual operations are prone to error, time consuming, have high-maintenance costs, and are not compatible with high-level languages such as C. The control mechanism 201 improves execution timing, especially in time-sensitive applications, by minimizing the variations in execution times of different types of instructions as well as variations in power signatures. For example, as shown in column 332 of Table 1, the balanced timing execution (i.e., with timing compensated) for a branch instruction is set to three cycles, and the balanced timing execution for a skip instruction is set to four cycles. The specific number of cycles for branch and skip instructions will depend on the specific implementation.

Referring again to Figure 3, in one embodiment, when the bit 302 (also labeled “Bit 0-TCE” (timing compensation enable)) is set by software, the timing compensation feature is enabled and all branch and skip instruction timing executions will take three cycles for branch instructions and four cycles for skip instructions. Of course the specific number cycles will depend on the specific implementation. When the bit 302 is cleared, all branches and skip instructions will follow the default timing execution.

In one embodiment, when the bit 304 (also labeled “Bit 1-CCE” (controlled compensation enable)) is set by software and the TCE bit is also set, the controlled compensation mechanism is enabled. When this bit is cleared, the controlled compensation mechanism is disabled. In a preferred embodiment, any attempt to set this bit when TCE is cleared has no effect. In one embodiment, the bit 302 is the “master switch” whereas the bit 304 is an “option selector.” The bit 302 is used to switch the compensation ON, and the bit 304 selects whether balancing or randomization is selected. In an alternative embodiment, one of the two options may be offered. For example, a single bit may switch ON/OFF one type of compensation (e.g., timing compensation).

Figure 4 is a flow chart showing a method for controlling timing in a processor, in accordance with the present invention. Referring to both Figures 2 and 4, the process begins a step 402 when the processor 200 fetches a plurality of instructions. Each instruction has a first default execution time during a first condition (e.g., true), and each instruction has a second default execution time during a second condition (e.g., false). In one embodiment, the instructions may include different types of instructions (e.g., branch instructions and skip instructions). Next, in a step 404, during a first mode (i.e., timing compensation), the processor 200 executes the plurality of instructions within a same execution time regardless of whether a condition is the first condition or the second condition. Alternatively, in a step 406, during a second mode (i.e., controlled compensation), the processor 200 executes the plurality of instructions within random execution times regardless of whether a condition is the first condition or the second condition.

During timing compensation, the processor 200 executes at least one instruction of the plurality of instructions of a first type within a first predetermined execution time, wherein the first predetermined execution time is greater than a first default execution time. The processor 200 executes at least one instruction of the plurality of instructions of a second type within a second predetermined execution time, wherein the second predetermined execution time is greater than a second default execution time. In one embodiment, the first and second predetermined execution times are different. In another embodiment, the first and second predetermined execution times are the same. The first and second execution times are based on a number of cycles required to execute a given type of instruction. In this specific embodiment, the first predetermined execution time is greater than the first default execution time, and the second predetermined execution time is greater than the second default execution time. This enables the execution times of instructions of a given type of instruction to be the same. The specific type of instruction will depend on the specific implementation. For example, the first and second types of instruction can be conditional branch and skip instructions, respectively. Or, the first and second types of instruction can be skip and conditional branch instructions, respectively.

Figure 5 is a timing diagram illustrating a skip instruction having a false condition (i.e., no skip), and where timing compensation is enabled in accordance with the present invention. As shown in Figure 5, the default number of cycles required to execute this particular type of skip instruction is one cycle. After the processor 200

(Figure 2) fetches the skip instruction, the control mechanism 201 adds three cycles in order to increase the number of cycles required to execute the skip instruction from one cycle to four cycles. The specific number of cycles added will depend on the specific implementation.

5 Figure 6 is a timing diagram illustrating a skip instruction having a true condition (i.e., skip), and where timing compensation is enabled in accordance with the present invention. As shown in Figure 5, the default number of cycles required to execute this particular type of skip instruction is two cycles. After the processor fetches the skip instruction, the control mechanism 201 adds two cycles to increase the number of cycles
10 required to execute the skip instruction from two cycles to four cycles. Figures 5 and 6 may also be applied to branch instructions or any other type of instructions. The key point is that the control mechanism 201 adds cycles if necessary so that the number of cycles required to execute a given type of instruction is controlled or the variations in execution timing are eliminated.

15 Controlled compensation, in accordance with the present invention, refers to a process that provides random execution timing of instructions. Figure 7 is a timing diagram illustrating an instruction having controlled compensation in accordance with another embodiment of the present invention. In a preferred embodiment, a 3-bit
20 variable value controls the number of cycles taken by the process to execute a given type of instruction such as a skip instruction. Accordingly, 0 to 7 cycles or more, may be added to the instruction length to control execution timing. The processor determines the number of cycles, the number of which is random. For example, branch instructions may be executed in: 3 cycles + "3 bits number" which varies randomly from 3 cycles to 10
25 cycles, and skip instructions may be executed in: 4 cycles + "3 bits number" which varies from 4 cycles to 11 cycles.

 Figure 8 is a timing diagram illustrating a CPU loop on a skip instruction in accordance with another embodiment of the present invention. In one implementation, the CPU loops such that the number of cycles taken to execute a skip instruction are random.

30 According to the system and method disclosed herein, the present invention provides numerous benefits. For example, it automatically balances and controls timing variations (e.g., caused by conditional branches), making processor functions high-level-language friendly. Embodiments of the present invention also control execution timing to avoid information leakage to simplify the implementation of security features.

Embodiments of the present invention also enable the slowing down of processor instruction execution to improve power consumption, access slow peripherals, spread the electromagnetic spectrum, etc. Embodiments of the present invention also balance access time to different memories (e.g., random access memory (RAM), non-volatile memories).

A method and system in accordance with the present invention for controlling timing in a processor has been disclosed. The method includes controlling the execution times in which a CPU executes particular types of instructions in order to improve the overall security of the CPU. According to the system and method disclosed herein, the method effectively modifies the timing of a processor by controlling and/or minimizing variations in the execution times of instructions.

The present invention has been described in accordance with the embodiments shown. One of ordinary skill in the art will readily recognize that there could be variations to the embodiments, and that any variations would be within the spirit and scope of the present invention. For example, the present invention can be implemented using hardware, software, a computer readable medium containing program instructions, or a combination thereof. Software written according to the present invention is to be either stored in some form of computer-readable medium such as memory or CD-ROM, or is to be transmitted over a network, and is to be executed by a processor.

Consequently, a computer-readable medium is intended to include a computer readable signal, which may be, for example, transmitted over a network. Accordingly, many modifications may be made by one of ordinary skill in the art without departing from the spirit and scope of the appended claims.

CLAIMS

What is claimed is:

1. A method for controlling timing in a processor, the method comprising:
fetching a plurality of instructions, wherein each instruction has a first default
execution time during a first condition, and wherein each instruction has a second default
execution time during a second condition;

5 during a first mode, executing the plurality of instructions within a same
execution time regardless of whether a condition is the first condition or the second
condition; and

during a second mode, executing the plurality of instructions within random
execution times regardless of whether a condition is the first condition or the second
10 condition.

2. The method of claim 1 wherein the first condition is true and the second
condition is false.

15 3. The method of claim 1 wherein the first condition is false and the second
condition is true.

4. The method of claim 1 further comprising:
executing at least one instruction of the plurality of instructions of a first type
20 within a first predetermined execution time, wherein the first predetermined execution
time is greater than a first default execution time; and
executing at least one instruction of the plurality of instructions of a second type
within a second predetermined execution time, wherein the second predetermined
execution time is greater than a second default execution time.

25 5. The method of claim 4 wherein the first and second predetermined
execution times are the same.

30 6. The method of claim 4 wherein the first and second predetermined
execution times are different.

7. The method of claim 4 wherein the first type of instruction is a branch instruction and the second type of instruction is a skip instruction.

8. The method of claim 4 wherein the first type of instruction is a skip instruction and the second type of instruction is a conditional branch instruction.

9. The method of claim 4 wherein the first predetermined execution time is based on a number of cycles required to execute the at least one instruction.

10. The method of claim 9 wherein the executing comprises adjusting a first execution time for executing instructions of the first type of instruction to the first predetermined execution time by increasing the number of cycles required to execute the at least one instruction.

11. The method of claim 4 wherein the first predetermined execution time is based on a number of cycles required to execute the at least one instruction.

12. The method of claim 11 wherein the executing comprises adjusting a first execution time for executing instructions of the first type of instruction to the first predetermined execution time by increasing the number of cycles required to execute the at least one instruction.

13. The method of claim 4 wherein the first predetermined time is based on a variable value.

14. The method of claim 13 wherein the variable value is random.

15. The method of claim 13 wherein the variable value controls the number of cycles taken by the processor to execute a given type of instruction.

16. The method of claim 15 wherein the variable value increases the number of cycles taken by the processor to execute a given type of instruction by at least one cycle.

17. A computer-readable medium containing program instructions for controlling timing in a processor, the program instructions which when executed by a computer system cause the computer system to execute a method comprising:

5 fetching a plurality of instructions, wherein each instruction has a first default execution time during a first condition, and wherein each instruction has a second default execution time during a second condition;

during a first mode, executing the plurality of instructions within a same execution time regardless of whether a condition is the first condition or the second condition; and

10 during a second mode, executing the plurality of instructions within random execution times regardless of whether a condition is the first condition or the second condition.

18. The computer-readable medium of claim 17 wherein the first condition is true and the second condition is false.

19. The computer-readable medium of claim 17 wherein the first condition is false and the second condition is true.

20. The computer-readable medium of claim 17 further comprising program instructions for:

executing at least one instruction of the plurality of instructions of a first type within a first predetermined execution time, wherein the first predetermined execution time is greater than a first default execution time; and

25 executing at least one instruction of the plurality of instructions of a second type within a second predetermined execution time, wherein the second predetermined execution time is greater than a second default execution time.

21. The computer-readable medium of claim 20 wherein the first and second predetermined execution times are the same.

22. The computer-readable medium of claim 20 wherein the first and second predetermined execution times are different.

23. The computer-readable medium of claim 20 wherein the first type of instruction is a branch instruction and the second type of instruction is a skip instruction.

24. The computer-readable medium of claim 20 wherein the first type of instruction is a skip instruction and the second type of instruction is a conditional branch instruction.

25. The computer-readable medium of claim 20 wherein the first predetermined execution time is based on a number of cycles required to execute the at least one instruction.

26. The computer-readable medium of claim 25 wherein the executing comprises program instructions for adjusting a first execution time for executing instructions of the first type of instruction to the first predetermined execution time by increasing the number of cycles required to execute the at least one instruction.

27. The computer-readable medium of claim 20 wherein the first predetermined execution time is based on a number of cycles required to execute the at least one instruction.

28. The computer-readable medium of claim 27 wherein the executing comprises program instructions for adjusting a first execution time for executing instructions of the first type of instruction to the first predetermined execution time by increasing the number of cycles required to execute the at least one instruction.

29. The computer-readable medium of claim 20 wherein the first predetermined time is based on a variable value.

30. The computer-readable medium of claim 29 wherein the variable value is random.

31. The computer-readable medium of claim 29 wherein the variable value controls the number of cycles taken by the processor to execute a given type of instruction.

32. The computer-readable medium of claim 31 wherein the variable value increases the number of cycles taken by the processor to execute a given type of instruction by at least one cycle.

5 33. A system for controlling timing in a processor, the system comprising:
a processor for fetching a plurality of instructions, wherein each
instruction has a first default execution time during a first condition, and wherein each
instruction has a second default execution time during a second condition; and
10 at least one register for enabling timing compensation, wherein during a first
mode, the processor executes the plurality of instructions within a same execution time
regardless of whether a condition is the first condition or the second condition, and
wherein during a second mode, the processor executes the plurality of instructions within
random execution times regardless of whether a condition is the first condition or the
second condition.

15 34. The system of claim 33 wherein, during the first mode, the processor
executes at least one instruction of the plurality of instructions of a first type within a
first predetermined execution time, wherein the first predetermined execution time is
greater than a first default execution time, and wherein the processor executes at least
20 one instruction of the plurality of instructions of a second type within a second
predetermined execution time, wherein the second predetermined execution time is
greater than a second default execution time.

25 35. The system of claim 34 wherein the first and second predetermined
execution times are the same.

 36. The system of claim 34 wherein the first and second predetermined
execution times are different.

30 37. The system of claim 34 wherein the first type of instruction is a branch
instruction and the second type of instruction is a skip instruction.

 38. The system of claim 34 wherein the first type of instruction is a skip
instruction and the second type of instruction is a conditional branch instruction.

39. The system of claim 34 wherein the first predetermined execution time is based on a number of cycles required to execute the at least one instruction.

5 40. The system of claim 39 wherein the processor adjusts a first execution time for executing instructions of the first type of instruction to the first predetermined execution time by increasing the number of cycles required to execute the at least one instruction.

10 41. The system of claim 34 wherein the first predetermined execution time is based on a number of cycles required to execute the at least one instruction.

15 42. The system of claim 41 wherein the processor adjusts a first execution time for executing instructions of the first type of instruction to the first predetermined execution time by increasing the number of cycles required to execute the at least one instruction.

43. The system of claim 34 wherein the first predetermined time is based on a variable value.

20 44. The system of claim 43 wherein the variable value is random.

45. The system of claim 34 wherein the variable value controls the number of cycles taken by the processor to execute a given type of instruction.

25 46. The system of claim 45 wherein the variable value increases the number of cycles taken by the processor to execute a given type of instruction by at least one cycle.

1/7




FIG.1




FIG.2




FIG.3

2/7

		330	332
Mnemonics		Default Timing exec	Balanced Timing exec
CONDITIONAL BRANCH			
320	BRBS	Branch if Status flag is Set	1/2 3
	BRBC	Branch if Status flag is Cleared	1/2 3
	BREQ	Branch if Equal	1/2 3
	BRNE	Branch if Not Equal	1/2 3
	BRCS	Branch if Carry Set	1/2 3
	BRCC	Branch if Carry Cleared	1/2 3
	BRSH	Branch if Same or Higher	1/2 3
	BRLO	Branch if Lower	1/2 3
	BRMI	Branch if Minus	1/2 3
	BRPL	Branch if Plus	1/2 3
	BRGE	Branch if Greater or Equal, Signed	1/2 3
	BRLT	Branch if Less Than, Signed	1/2 3
	BRHS	Branch if Half Carry Flag Set	1/2 3
	BRHC	Branch if Half Carry Flag Cleared	1/2 3
	BRTS	Branch if T Flag Set	1/2 3
	BRTC	Branch if T Flag Cleared	1/2 3
	BRVS	Branch if Overflow Flag is Set	1/2 3
	BRVC	Branch if Overflow Flag is Cleared	1/2 3
	BRIE	Branch if Interrupt Enabled	1/2 3
	BRID	Branch if Interrupt Disabled	1/2 3
SKIP INSTRUCTIONS			
322	SBRC	Skip if Bit in Register Cleared	1/2/3 4
	SBRS	Skip if Bit in Register Set	1/2/3 4
	SBIC	Skip if Bit in I/O Register Cleared	1/2/3 4
	SBIS	Skip if Bit in I/O Register Set	1/2/3 4
	CPSE	Compare, Skip if Equal	1/2/3 4

Table 1

3/7




FIG.4




FIG.5




FIG.6




FIG.7

7/7







		3Bit Variable Value	Timing	
SBIS	No	0	4	 6 cycles
Skip				
RJMP			2	 18 cycles
SBIS	No	7	11	
Skip				 12 cycles
RJMP			2	
SBIS	No	4	8	 8 cycles
Skip				
RJMP			2	 14 cycles
SBIS	No	2	6	
Skip				 6 cycles
RJMP			2	
SBIS	No	5	9	 10 cycles
Skip				
RJMP			2	 10 cycles
SBIS	No	1	5	
Skip				 10 cycles
RJMP			2	
SBIS	No	3	7	 10 cycles
Skip				
RJMP			2	10 cycles
SBIS	No	4	8	
Skip				10 cycles
LDI				
....				

FIG.8

INTERNATIONAL SEARCH REPORT

International application No.

PCT/US 06/20569

A. CLASSIFICATION OF SUBJECT MATTER

IPC(8) - G06F 9/30 (2006.01)

USPC - 712/200

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

USPC-712/1,200,32,204

IPC(8) - G06F 9/30 (2006.01)

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

WEST (USPAT, USPGPUB, EPO, JPO) - Search Terms: cycle time, execution time, register, random, timing, instruction, operand, branch, skip, execute

citeseer.ist.psu.edu - Search Terms: cycle time, execution time, register, random, timing, instruction, operand

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X ----- Y	US 5,944,833 A (UGON) 31 Aug 1999 (31.08.1999) col. 1, ln 28-37; col 2. ln 43-58; col. 3, ln 9-16; col. 4, ln 9-23.	1-3, 17-19 and 33 4-16, 20-32, and 34-46
Y	PUSCHNER et al., "Avoiding timing problems in real-time software" In: Proc. IEEE Computer Society's Workshop on Software Technologies for Future Embedded Systems, May 2003, pg. 3, col. 6, ln 13-41.	4-16, 20-32, and 34-46

☐ Further documents are listed in the continuation of Box C.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

26 October 2006 (26.10.2006)

Date of mailing of the international search report

18 DEC 2006

Name and mailing address of the ISA/US

Mail Stop PCT, Attn: ISA/US, Commissioner for Patents
P.O. Box 1450, Alexandria, Virginia 22313-1450

Facsimile No. 571-273-3201

Authorized officer:

Lee W. Young

PCT Helpdesk: 571-272-4300

PCT OSP: 571-272-7774