



**(43) International Publication Date**  
**28 October 2004 (28.10.2004)**

## PCT

**(10) International Publication Number**  
**WO 2004/093181 A1**

- (51) **International Patent Classification<sup>7</sup>:** **H01L 21/336**,  
29/786

(21) **International Application Number:**  
PCT/US2004/009669

(22) **International Filing Date:** 30 March 2004 (30.03.2004)

(25) **Filing Language:** English

(26) **Publication Language:** English

(30) **Priority Data:**  
10/405,342 3 April 2003 (03.04.2003) US

(71) **Applicant (for all designated States except US):** **ADVANCED MICRO DEVICES, INC.** [US/US]; One AMD Place, Mail Stop 68, P.O. Box 3453, Sunnyvale, CA 94088-3453 (US).

(72) **Inventors; and**

(75) **Inventors/Applicants (for US only):** **YU, Bin** [CN/US]; 1373 Poppy Way, Cupertino, CA 95014 (US). **WANG, Haihong** [CN/US]; 1775 Milmont Drive, Apt. T303, Milpitas, CA 95035 (US).

(74) **Agent:** **COLLOPY, Daniel, R.;** One AMD Place, Mail Stop 68, P.O. Box 3453, Sunnyvale, CA 94088-3453 (US).

(81) **Designated States (unless otherwise indicated, for every kind of national protection available):** AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

(84) **Designated States (unless otherwise indicated, for every kind of regional protection available):** ARIPO (BW, GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

**Published:**  
— with international search report

*For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.*


**Published:**

— *with international search report*

*For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.*

**(54) Title:** METHOD FOR FORMING A GATE IN A FINFET DEVICE AND THINNING A FIN IN A CHANNEL REGION OF THE FINFET DEVICE

100



**(57) Abstract:** A method of manufacturing a FinFET device (100) includes forming a fin structure (210) on an insulating layer (120). The fin structure (210) includes a conductive fin. The method also includes forming source/drain regions (220/230) and forming a dummy gate (300) over the fin (210). The dummy gate (300) may be removed and the width of the fin (210) in the channel region may be reduced. The method further includes depositing a gate material (1010) to replace the removed dummy gate (300).

**WO 2004/093181 A1**

# METHOD FOR FORMING A GATE IN A FINFET DEVICE AND THINNING A FIN IN A CHANNEL REGION OF THE FINFET DEVICE

## TECHNICAL FIELD

The present invention relates to semiconductor devices and methods of manufacturing semiconductor devices. The present invention has particular applicability to double-gate devices.

## BACKGROUND ART

The escalating demands for high density and performance associated with ultra large scale integration semiconductor devices require design features, such as gate lengths, below 100 nanometers (nm), high reliability and increased manufacturing throughput. The reduction of design features below 100 nm challenges the limitations of conventional methodology.

For example, when the gate length of conventional planar metal oxide semiconductor field effect transistors (MOSFETs) is scaled below 100 nm, problems associated with short channel effects, such as excessive leakage between the source and drain, become increasingly difficult to overcome. In addition, mobility degradation and a number of process issues also make it difficult to scale conventional MOSFETs to include increasingly smaller device features. New device structures are therefore being explored to improve FET performance and allow further device scaling.

Double-gate MOSFETs represent new structures that have been considered as candidates for succeeding existing planar MOSFETs. In double-gate MOSFETs, two gates may be used to control short channel effects. A FinFET is a recent double-gate structure that exhibits good short channel behavior. A FinFET includes a channel formed in a vertical fin. The FinFET structure may be fabricated using layout and process techniques similar to those used for conventional planar MOSFETs.

## DISCLOSURE OF THE INVENTION

Implementations consistent with the present invention provide methodology for forming a gate and thinning a fin in a FinFET device. The fin may be thinned in the channel region to reduce the width of the fin in that region of the FinFET device.

Additional advantages and other features of the invention will be set forth in part in the description which follows and in part will become apparent to those having ordinary skill in the art upon examination of the following or may be learned from the practice of the invention. The advantages and features of the invention may be realized and obtained as particularly pointed out in the appended claims.

According to the present invention, the foregoing and other advantages are achieved in part by a method of forming a gate in a FinFET device. The method includes depositing a first dielectric layer over a silicon on insulator (SOI) wafer, where the SOI wafer includes a silicon layer on an insulating layer. The method also includes forming a resist mask over a portion of the first dielectric layer, etching portions of the first dielectric layer and silicon layer not covered by the resist mask to form a fin and a dielectric cap covering a top surface of the fin. The method further includes depositing a gate layer over the dielectric cap, depositing a second dielectric layer over the gate layer, etching the gate layer and second dielectric layer to form a gate structure, forming sidewall spacers adjacent the gate structure and forming a third dielectric layer over the gate

structure and sidewall spacers. The method also includes planarizing the third dielectric layer to expose a top surface of the second dielectric layer, removing the second dielectric layer and the gate layer in the gate structure, etching the fin to reduce a width of the fin in a channel region of the semiconductor device and depositing a gate material to replace the removed gate layer.

5 According to another aspect of the invention, a method of manufacturing a semiconductor device is provided. The method includes forming a fin structure on an insulating layer, where the fin structure includes a conductive fin. The method also includes forming source and drain regions, forming a gate over the fin structure and removing the gate to create a recessed area. The method further includes thinning a width of the fin in a channel region of the semiconductor device and depositing a metal in the recessed area.

10 Other advantages and features of the present invention will become readily apparent to those skilled in this art from the following detailed description. The embodiments shown and described provide illustration of the best mode contemplated for carrying out the invention. The invention is capable of modifications in various obvious respects, all without departing from the invention. Accordingly, the drawings are to be regarded as illustrative in nature, and not as restrictive.

#### 15 BRIEF DESCRIPTION OF THE DRAWINGS

Reference is made to the attached drawings, wherein elements having the same reference number designation may represent like elements throughout.

20 Fig. 1 is a cross-section illustrating exemplary layers that may be used for forming a fin in accordance with an embodiment of the present invention.

Fig. 2A is a cross-section illustrating the formation of a fin in accordance with an exemplary embodiment of the present invention.

Fig. 2B schematically illustrates the top view of the semiconductor device of Fig. 2A in accordance with an exemplary embodiment of the present invention.

25 Fig. 3A is a top view illustrating the formation of a gate structure in accordance with an exemplary embodiment of the present invention.

Fig. 3B is a cross-section illustrating the gate formation of Fig. 3A in accordance with an exemplary embodiment of the present invention.

30 Fig. 4 is a cross-section illustrating the formation of sidewall spacers adjacent the gate structure in accordance with an exemplary embodiment of the present invention.

Figs. 5A and 5B are cross-sections illustrating the formation of metal-silicide compound on the device of Fig. 4 in accordance with an exemplary embodiment of the invention.

Fig. 6 is a cross-section illustrating the formation of a dielectric layer on the device of Fig. 5 in accordance with an exemplary embodiment of the present invention.

35 Fig. 7A is a cross-section illustrating the planarizing of the dielectric layer on the device of Fig. 6 in accordance with an exemplary embodiment of the present invention.

Fig. 7B illustrates the removal of a portion of the dummy gate structure in accordance with an exemplary embodiment of the present invention.

Fig. 8 illustrates the removal of another portion of the dummy gate structure in accordance with an

exemplary embodiment of the present invention.

Fig. 9 is a cross-section illustrating the thinning of the fin in a channel region in accordance with an exemplary embodiment of the present invention.

Fig. 10A is a cross-section illustrating the formation of a gate in accordance with an exemplary  
5 embodiment of the present invention.

Fig. 10B is a top view illustrating the semiconductor device of Fig. 10A in accordance with an exemplary embodiment of the present invention.

Figs. 11A-11D are cross-sections illustrating the formation of a gate-all-around structure in accordance with another embodiment of the present invention.

#### BEST MODE FOR CARRYING OUT THE INVENTION

The following detailed description of the invention refers to the accompanying drawings. The same reference numbers in different drawings may identify the same or similar elements. Also, the following detailed description does not limit the invention. Instead, the scope of the invention is defined by the  
15 appended claims and their equivalents.

Implementations consistent with the present invention provide methods of manufacturing FinFET devices. In one implementation, a dummy gate may be formed in a gate area of a FinFET device. The dummy gate may be removed and the fin may be etched to reduce the width of the fin in the channel region of the FinFET device. A conductive material may then be deposited to form the gate.

Fig. 1 illustrates the cross-section of a semiconductor device 100 formed in accordance with an  
20 embodiment of the present invention. Referring to Fig. 1, semiconductor device 100 may include a silicon on insulator (SOI) structure that includes a silicon substrate 110, a buried oxide layer 120 and a silicon layer 130 on the buried oxide layer 120. Buried oxide layer 120 and silicon layer 130 may be formed on substrate 110 in a conventional manner.

In an exemplary implementation, buried oxide layer 120 may include a silicon oxide, such as SiO<sub>2</sub>, and may have a thickness ranging from about 1500 Å to about 3000 Å. Silicon layer 130 may include monocrystalline or polycrystalline silicon having a thickness ranging from about 200 Å to about 1000 Å. Silicon layer 130 is used to form a fin for a FinFET transistor device, as described in more detail below.

In alternative implementations consistent with the present invention, substrate 110 and layer 130 may  
30 comprise other semiconducting materials, such as germanium, or combinations of semiconducting materials, such as silicon-germanium. Buried oxide layer 120 may also include other dielectric materials.

A dielectric layer 140, such as a silicon nitride layer or a silicon oxide layer, may be formed over silicon layer 130 to act as a protective cap during subsequent etching processes. In an exemplary  
35 implementation, dielectric layer 140 may be deposited at a thickness ranging from about 100 Å to about 250 Å. Next, a photoresist material may be deposited and patterned to form a photoresist mask 150 for subsequent processing. The photoresist may be deposited and patterned in any conventional manner.

Semiconductor device 100 may then be etched. In an exemplary implementation, silicon layer 130 may be etched in a conventional manner, with the etching terminating on buried oxide layer 120, as illustrated in Fig. 2A. Referring to Fig. 2A, dielectric layer 140 and silicon layer 130 have been etched to form a fin 210

comprising silicon with a dielectric cap 140.

After the formation of fin 210, source and drain regions may be formed adjacent the respective ends of fin 210. For example, in an exemplary embodiment, a layer of silicon, germanium or combination of silicon and germanium may be deposited, patterned and etched in a conventional manner to form source and drain regions. Fig. 2B illustrates a top view of semiconductor 100 including source region 220 and drain region 230 formed adjacent fin 210 on buried oxide layer 120, according to an exemplary embodiment of the present invention. The top view in Fig. 2B is oriented such that the cross-section in Fig. 2A is taken along line AA in Fig. 2B. The photoresist mask 150 is not illustrated in Fig. 2B for simplicity.

The photoresist mask 150 may be removed and a gate structure may be formed on semiconductor device 100. The gate structure initially formed on semiconductor device 100 may be referred to as a "dummy gate" since this gate formation may be removed at a later time, as described in more detail below. In an exemplary implementation, a gate layer and a protective dielectric layer may be deposited over fin 210 and dielectric cap 140 and etched to form a dummy gate structure. Fig. 3A is a top view illustrating dummy gate 300. Fig. 3B is a cross-section of semiconductor device 100 taken along line BB in Fig. 3A after formation of the dummy gate 300. Referring to Fig. 3B, dummy gate 300 may include a polysilicon or amorphous silicon layer 310 and may have a thickness ranging from about 300 Å to about 1000 Å and a width ranging from about 50 Å to about 500 Å in a channel region of semiconductor device 100. Dummy gate 300 may also include a dielectric layer 320 that comprises, for example, silicon nitride and may have a thickness ranging from about 100 Å to about 300 Å. Dielectric layer 320 acts as a protective cap for silicon layer 310.

A dielectric layer may then be deposited and etched to form spacers 410 adjacent opposite sides of dummy gate 300, as illustrated in Fig. 4. Spacers 410 may comprise a silicon oxide (e.g., SiO<sub>2</sub>) or another dielectric material. In an exemplary implementation, the width of spacers 410 may range from about 50 Å to about 1000 Å. Spacers 410 may protect underlying fin 210 during subsequent processing and facilitate doping of source/drain regions 220 and 230.

A metal layer 510 may be deposited over source/drain regions 220 and 230, as illustrated in Fig. 5A. In an exemplary implementation, metal layer 510 may include nickel, cobalt or another metal, and may be deposited to a thickness ranging from about 50 Å to about 200 Å. A thermal annealing may then be performed to form a metal-silicide layer 520, as illustrated in Fig. 5B. During the annealing, the metal may react with the silicon in source/drain regions 220 and 230 to form a metal-silicide compound, such as NiSi or CoSi<sub>2</sub>, based on the particular metal layer 510 deposited.

Next, a dielectric layer 610 may be deposited over semiconductor device 100. In an exemplary implementation, dielectric layer 610 may include a tetraethyl orthosilicate (TEOS) compound and may be deposited to a thickness ranging from about 2000 Å to 3000 Å. In alternative implementations, other dielectric materials may be used. The dielectric layer 610 may then be planarized. For example, a chemical-mechanical polishing (CMP) may be performed to planarize the dielectric layer 610 with the upper surface of dielectric cap 320 and to expose the upper surface of dielectric cap 320, as illustrated in Fig. 7A. The dielectric cap 320 may then be removed using, for example, a wet etching procedure, as illustrated in Fig. 7B. In an exemplary implementation, the wet etch may use an acid, such as H<sub>3</sub>PO<sub>4</sub>, to remove dielectric cap 320. During the etching process to remove dielectric cap 320, an upper portion of spacers 410 and dielectric layer

610 may also be removed such that the upper surface of silicon layer 310 is substantially planar with the upper surface of spacers 410 and dielectric layer 610, as illustrated in Fig. 7B.

Silicon layer 310 may then be removed, as illustrated in Fig. 8. For example, silicon layer 310 may be etched using reactants that have a high etch selectivity with respect to polysilicon. This enables silicon material 310 to be removed without removing significant portions of any of the surrounding dielectric layers, such as spacers 410 and dielectric layer 140. After silicon layer 310 is removed, a gate opening or recess 810 is formed, as illustrated in Fig. 8. In other words, a gate-shaped space, referred to as gate recess 810, may be created in surrounding dielectric layer 610.

After the gate recess 810 is formed, the side surfaces of silicon fin may be exposed in the channel region of semiconductor device 100. Fin 210 may then be etched to reduce the width of fin 210 in the channel region. For example, a wet etch process may be performed to reduce the width of fin 210 in the channel region. Portions of fin 210 not in the channel region and source/drain regions 220 and 230 are covered by dielectric layer 610, which prevents those portions of semiconductor device 100 from being etched while the desired portion of fin 210 is thinned.

Fig. 9 illustrates a top view of semiconductor device 100 after the etching. Referring to Fig. 9, the dotted lines illustrate the thinned portion of fin 210 in the channel region. In an exemplary implementation, the overall width of fin 210 may be reduced by about 20 nanometers (nm) to 100 nm as a result of the etching. The width of fin 210 in the channel region after the etching, labeled as W in Fig. 9, may range from about 30 Å to about 500 Å, in an exemplary implementation of the present invention. It should be understood that the width of fin 210 may depend on the particular device requirements and other parameters, such as the gate length. Area 810 in Fig. 9 illustrates the gate recess after removal of the dummy gate 300. The dielectric layer 610 and sidewall spacers 410 are not shown in Fig. 9 for simplicity.

Advantageously, thinning the width of fin 210 in the channel region enables the semiconductor device 100 to achieve good short channel control. For example, in some implementations, it may be desirable for the width of fin 210 to be less than the length of the gate, such as less than one half of the gate length. It is very difficult to achieve such parameters using conventional lithography. In other words, forming fin 210 as described above with respect to Figs. 1 and 2A makes it very difficult to achieve a silicon fin with the desirably small width. The present invention forms the fin 210 and dummy gate 300 in the manner described above and then removes the dummy gate and thins the fin. This results in a desirably narrow fin, while avoiding processing difficulties associated with trying to achieve such a thin fin using lithography alone.

In addition, since the thinning of fin 210 may be performed using a wet etch process, the side surfaces of fin 210 may be smoother and more uniform than those achieved using lithography alone. These smoother side surfaces of fin 210 may improve carrier mobility of the vertically-oriented channels of semiconductor device 100.

A metal layer 1010 may then be deposited to fill the gate recess 810, as illustrated in Fig. 10A. Fig. 10A is a cross-section taken along line CC in Fig. 9. The metal material may comprise tungsten (W), tantalum (Ta), titanium (Ti), nickel (Ni), TaSiN, TaN, or some other metal, and may be deposited to a thickness ranging from about 200 Å to about 1000 Å. Semiconducting materials, such as silicon or germanium may also be used as the gate material. The metal layer 1010 may be polished so that the metal is substantially planar with the

upper surface of spacers 410, as illustrated in Fig. 10A. The dotted lines in Fig. 10A illustrate the channel region of fin 210.

Fig. 10B illustrates a top view of the semiconductor device 100 consistent with the present invention after the gate material 1010 has been deposited and planarized. As illustrated, semiconductor device 100 includes a double-gate structure with gate 1010 being disposed on either side of fin 210. The shaded areas in Fig. 10B represent the metal-silicide layer 520 formed over source/drain regions 220 and 230. Gate 1010 may include a gate electrode or contact, illustrated as gate electrode 1012 in Fig. 10B, formed at one end of gate 1010. In addition, a second gate electrode/contact may be formed at the opposite end of gate 1010.

The source/drain regions 220 and 230 may then be doped. For example, n-type or p-type impurities may be implanted in source/drain regions 220 and 230. The particular implantation dosages and energies may be selected based on the particular end device requirements. One of ordinary skill in this art would be able to optimize the source/drain implantation process based on the circuit requirements and such steps are not disclosed herein in order not to unduly obscure the thrust of the present invention. Sidewall spacers 410 aid in controlling the location of the source/drain junctions by shielding portions of fin 210 in the channel region from being implanted with impurities. Activation annealing may then be performed to activate the source/drain regions 220 and 230.

The resulting semiconductor device 100 illustrated in Fig. 10B is a double-gate device with gate 1010 extending over fin 210. In some implementations consistent with the present invention, the semiconductor device 100 illustrated in Fig. 10A may be planarized, via for example, a chemical-mechanical polishing (CMP), to remove the portion of gate layer 1010 above fin 210. In this implementation, electrically and physically separated gates may be formed on either side of fin 210. Such gates may be separately biased during operation of semiconductor device 100.

Thus, in accordance with the present invention, a double-gate FinFET device is formed with a thin fin in the channel region of the FinFET device. The resulting structure exhibits good short channel behavior. In addition, the metal gate reduces gate resistance and avoids poly depletion problems associated with polysilicon gates. The present invention can also be easily integrated into conventional semiconductor fabrication processing.

#### OTHER EXEMPLARY EMBODIMENT

In other embodiments of the present invention, a gate-all-around MOSFET may be formed. For example, Fig. 11A illustrates a cross-sectional view of a FinFET device 1100 that includes a buried oxide layer 1110 formed on a substrate (not shown) with a fin 1020 formed thereon. A dry etch process may be performed to etch a portion of buried oxide layer 1110, as illustrated in Fig. 11B. During the etching, a portion of buried oxide layer 1110 located below fin 1120 may be removed. In other words, the etching may laterally undercut a portion of buried oxide layer 1110 located below fin 1120, indicated by areas 1130 in Fig. 11B.

A second etch, such as a wet etch, may then be performed to etch the remaining portion of buried oxide layer 1110 located below fin 1120, as illustrated in Fig. 11C. The wet etch may laterally undercut the portion of buried oxide layer 1110 located below fin 1120, effectively suspending the fin 1120 over buried

oxide layer 1110 in the channel region. The fin 1120, however, remains connected to the other portions of fin 1020 that are formed on buried oxide layer 1110 and are connected to the source and drain regions (not shown).

A gate oxide layer 1140 may then be formed on the exposed surfaces of fin 1120, as illustrated in Fig. 11D. A gate layer 1150 may then be deposited over fin 1120, as illustrated in Fig. 11D. The gate layer 1150 may surround the fin 1120 in the channel region of the semiconductor device 1100. The resulting semiconductor device 1100 is a gate-all-around FinFET with gate material surrounding the fin in the channel region of semiconductor device 1100.

In the previous descriptions, numerous specific details are set forth, such as specific materials, structures, chemicals, processes, etc., in order to provide a thorough understanding of the present invention. However, the present invention can be practiced without resorting to the specific details set forth herein. In other instances, well known processing structures have not been described in detail, in order not to unnecessarily obscure the thrust of the present invention.

The dielectric and conductive layers used in manufacturing a semiconductor device in accordance with the present invention can be deposited by conventional deposition techniques. For example, metallization techniques, such as various types of CVD processes, including low pressure CVD (LPCVD) and enhanced CVD (ECVD) can be employed.

The present invention is applicable in the manufacturing of double-gate semiconductor devices and particularly in FinFET devices with design features of 100 nm and below. The present invention is applicable to the formation of any of various types of semiconductor devices, and hence, details have not been set forth in order to avoid obscuring the thrust of the present invention. In practicing the present invention, conventional photolithographic and etching techniques are employed and, hence, the details of such techniques have not been set forth herein in detail. In addition, while a series of processes for forming the semiconductor device of Fig. 10B has been described, it should be understood that the order of the processes may be varied in other implementations consistent with the present invention.

In addition, no element, act, or instruction used in the description of the present application should be construed as critical or essential to the invention unless explicitly described as such. Also, as used herein, the article "a" is intended to include one or more items. Where only one item is intended, the term "one" or similar language is used.

Only the preferred embodiments of the invention and a few examples of its versatility are shown and described in the present disclosure. It is to be understood that the invention is capable of use in various other combinations and environments and is capable of modifications within the scope of the inventive concept as expressed herein.



WHAT IS CLAIMED IS:

1. A method of forming a gate in a FinFET device (100), comprising:  
depositing a first dielectric layer (140) over a silicon on insulator (SOI) wafer, the SOI wafer comprising a silicon layer (130) on an insulating layer (120);  
5       forming a resist mask (150) over a portion of the first dielectric layer (140);  
          etching portions of the first dielectric layer (140) and silicon layer (130) not covered by the resist mask (150) to form a fin (210) and a dielectric cap (140) covering a top surface of the fin (210);  
          depositing a gate layer (310) over the dielectric cap (140);  
          depositing a second dielectric layer (320) over the gate layer (310);  
10       etching the gate layer (310) and second dielectric layer (320) to form a gate structure (300);  
          forming sidewall spacers (410) adjacent the gate structure (300);  
          forming a third dielectric layer (610) over the FinFET device (100);  
          planarizing the third dielectric layer (610) to expose a top surface of the second dielectric layer (320);  
          removing the second dielectric layer (320) and the gate layer (310) in the gate structure (300);  
15       etching the fin (210) to reduce a width of the fin (210) in a channel region of the semiconductor device (100); and  
          depositing a gate material (1010) to replace the removed gate layer (310).  
  
2. The method of claim 1, further comprising:  
          planarizing the gate material (1010) such that the gate material (1010) is substantially planar with  
20       upper surfaces of the sidewall spacers (410).  
  
3. The method of claim 1, wherein the etching the fin (210) reduces the width of the fin (210) in the channel region by an amount ranging from about 20 nm to about 100 nm.  
  
4. The method of claim 1, further comprising:  
          forming a source region (220) on the insulating layer (120) adjacent a first end of the fin (210);  
25       forming a drain region (230) on the insulating layer (120) adjacent a second end of the fin (210);  
          depositing a metal (510) over the source and drain regions (220/230); and  
          annealing the semiconductor device (100) to form a metal-silicide compound (520) over the source and drain regions (220/230).  
  
5. The method of claim 1, wherein the removing the gate layer (310) includes:  
30       etching the gate layer (310) using an etch chemistry having a high etch selectivity for the gate layer (310) relative to the first dielectric layer (140) and the sidewall spacers (410).  
  
6. The method of claim 1, wherein the depositing a gate material (1010) comprises:  
          depositing at least one of W, Ti, Ni, TaN and TaSiN.

7. A method of manufacturing a semiconductor device (100), comprising forming a fin structure (210) on an insulating layer (120), the fin structure (210) comprising a conductive fin, forming source and drain regions (220/230), and forming a gate (300) over the fin structure (210), the method being characterized by:

removing the gate (300) to create a recessed area (810);  
thinning a width of the fin (210) in a channel region of the semiconductor device (100); and  
depositing a metal (1010) in the recessed area (810).

8. The method of claim 7, further comprising:  
planarizing the metal (1010) to form at least one gate electrode (1012).

9. The method of claim 7, wherein the thinning the width of the fin (210) comprises wet etching the fin (210), the method further comprising:

depositing a metal (510) over the source and drain regions (220/230); and  
annealing the semiconductor device (100) to form a metal-silicide compound (520) over the source and drain regions (220/230).

10. The method of claim 7, wherein the metal (1010) comprises at least one of tungsten, titanium, nickel and tantalum and the thinning the width of the fin (210) comprises reducing the width of the fin (210) by an amount ranging from 20 nm to 100 nm

100




FIG. 1




FIG. 2A




FIG. 2B






FIG. 3A





**FIG. 3B**

100




**FIG. 4**





100



**FIG. 6**

100




FIG. 7A

100





FIG. 7B

100



**FIG. 8**





FIG. 9

100



**FIG. 10A**






FIG. 10B

1100





**FIG. 11A**

1100



**FIG. 11B**





## INTERNATIONAL SEARCH REPORT

International Application No

PCT/US2004/009669

## A. CLASSIFICATION OF SUBJECT MATTER

IPC 7 H01L21/336 H01L29/786

According to International Patent Classification (IPC) or to both national classification and IPC

## B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, INSPEC, PAJ, WPI Data

## C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 2002/153587 A1 (BRACCHITTA JOHN A ET AL) 24 October 2002 (2002-10-24) page 4, paragraph 69 - page 5, paragraph 73; figure 19	1-10
X	US 2002/093053 A1 (COHEN GUY M ET AL) 18 July 2002 (2002-07-18) page 3, paragraph 41 - page 4, paragraph 51 page 5, paragraph 66; figure 1A	1-10
X	US 2002/130354 A1 (ISHII KENICHI ET AL) 19 September 2002 (2002-09-19) page 3, paragraph 57 - page 4, paragraph 71; figures 22-31	7-10
Y	----- -/--	1-6

☒ Further documents are listed in the continuation of box C.☒ Patent family members are listed in annex.

## ° Special categories of cited documents :

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier document but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

"&amp;" document member of the same patent family

Date of the actual completion of the international search

6 July 2004

Date of mailing of the international search report

16/07/2004

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2  
NL - 2280 HV Rijswijk  
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,  
Fax: (+31-70) 340-3016

Authorized officer

Hoffmann, N

# INTERNATIONAL SEARCH REPORT

International Application No  
PCT/US2004/009669

## C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	US 2002/177263 A1 (BROWN JEFFREY J ET AL) 28 November 2002 (2002-11-28) page 2, paragraph 42 - page 4, paragraph 62; claims 1-19; figures -----	1-6
A	US 6 472 258 B1 (BALLANTINE ARNE W ET AL) 29 October 2002 (2002-10-29) column 3, line 11 - column 4, line 40 -----	1-10
A	US 6 475 869 B1 (YU BIN) 5 November 2002 (2002-11-05) column 5, line 7 - column 6, line 33; figures -----	1-10

# INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/US2004/009669

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 2002153587 A1	24-10-2002	US 6483156 B1	19-11-2002
US 2002093053 A1	18-07-2002	US 6365465 B1	02-04-2002
		JP 2000277745 A	06-10-2000
US 2002130354 A1	19-09-2002	JP 3488916 B2	19-01-2004
		JP 2002270851 A	20-09-2002
		JP 2002270850 A	20-09-2002
		FR 2822293 A1	20-09-2002
		FR 2825834 A1	13-12-2002
		US 2003122186 A1	03-07-2003
US 2002177263 A1	28-11-2002	JP 2003017710 A	17-01-2003
		TW 541698 B	11-07-2003
		US 2004092067 A1	13-05-2004
US 6472258 B1	29-10-2002	US 2002140039 A1	03-10-2002
US 6475869 B1	05-11-2002	NONE	