

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
23 August 2001 (23.08.2001)


PCT

(10) International Publication Number
WO 01/60454 A1

- (51) International Patent Classification⁷: **A61N 1/39** Down BT18 0NG (GB). **MCINTYRE, Allister, Robert** [GB/GB]; 8 Falcon Drive, Newtownards, County Down BT23 4GH (GB).
- (21) International Application Number: PCT/IB01/00439
- (22) International Filing Date: 13 February 2001 (13.02.2001) (74) Agents: **CASEY, Lindsay, J.** et al.; F.R. Kelly & Co., 27 Clyde Road, Dublin 4 (IE).
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data: S2000/0140 18 February 2000 (18.02.2000) IE
- (71) Applicant (for all designated States except US): **HEART-SINE TECHNOLOGIES, INC.** [GB/GB]; Valley Business Center, 67 Church Road, Newtownabbey, County Antrim BT36 7LS (GB).
- (72) Inventors; and
- (75) Inventors/Applicants (for US only): **ALLEN, James** [GB/GB]; Sycamore Stables, Templepatrick, Ballyclare, County Antrim BT39 0BS (GB). **ANDERSON, John, McCune** [GB/GB]; 16 Torgrange, Holywood, County
- (81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CR, CU, CZ, DE, DK, DM, DZ, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZW.
- (84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).
- Published:
— with international search report

[Continued on next page]

(54) Title: A DEFIBRILLATOR



(57) Abstract: A defibrillator comprises first and second electrodes (A, B) for application to a patient, a voltage source (60), and an output circuit for connecting the voltage source across the electrodes upon the occurrence of a control signal (64). The output circuit includes a first current path connecting one side of the voltage source to the first electrode (A) and a second current path connecting the other side of the voltage source to the second electrode (B). Each of the current paths contains at least one solid state switching device USD1 (bo) or IGBT1. The switching device (s) USD1 (bo) in at least one of the current paths has no external control and characteristics similar to a Shockley diode.



WO 01/60454 A1



— before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

A DEFIBRILLATOR

This invention relates to a defibrillator, in particular but not exclusively an external defibrillator.

External defibrillators correct an abnormal heart rhythm, such as Ventricular Fibrillation (VF) or Ventricular Tachycardia (VT), using a high energy shock pulse delivered to a patient using electrodes attached to the patient's torso. Attaching the electrodes externally to the patient's torso means that these devices can be portable and carried by emergency personnel. Unfortunately, delivering the pulses to the patient's chest externally means that higher energies are required than would be the case for implantable defibrillators that connect directly to the heart's surface. The requirement for higher energies has meant that these devices are larger and heavier than the operators would desire. Reducing both the size and cost of external defibrillators will mean that the devices can be carried with greater ease and that more personnel will be able to afford the devices.

Prior art defibrillators which deliver a monophasic or biphasic truncated exponential waveform do so by applying control or drive signals to an arrangement of silicon devices. Rather than using mechanical switches or relays which provide a direct electrical connection, silicon devices can be driven from a high impedance state to a state of lower impedance using a control signal. This process is much faster than would be

obtainable from mechanical switches and allows waveforms of several milliseconds to be accurately produced. These methods, however, are complex and costly due to the need for isolation of the high
5 voltage devices from the low voltage controllers by, for example, the use of opto-isolators or coupling transformers.

Typically, prior art methods have used silicon
10 controlled rectifiers (SCRs) and insulated gate bipolar transistors (IGBTs). These devices can conduct pulses in excess of 1000V using gate drive circuits that are only rated at several tens of volts. However, current commercial devices are incapable of withstanding any
15 more than approximately 1200 Volts. Therefore, in order to conduct pulses in excess of the several thousand volts typically needed for external defibrillation, several devices need to be placed on top of one another. This is a concept known as "totem-
20 poling" and is well known to those skilled in the art. Without totem-poling, the SCRs would spontaneously change to their low impedance state once their maximum voltage rating had been exceeded. Similarly, an IGBT will destructively fail if it's maximum voltage is
25 exceeded. Furthermore, an SCR will spontaneously change state if the rate of change of voltage ($\delta V/\delta t$) is exceeded.

Fig. 1 is shown by way of example and includes two
30 SCRs, SCR1 and SCR2, totem-poled together. In Fig. 1 the gate drive circuit GD2 to the upper device SCR2 is floating above signal ground at point B, which is at a voltage V_1 equal to the voltage across the lower device

SCR1 between points B and C. It is for this reason that the gate drive to SCR2 needs to be isolated from the common ground point C. In Fig. 1 this isolation is achieved by a transformer coupler T. The transformer
5 allows the pulse to cross the isolation barrier IB without any direct electrical connection. The whole arrangement functions equivalent to a single SCR with increased voltage capability, provided the gate drive waveforms to SCR1 and SCR2 are synchronised. The gate
10 drive waveforms are usually generated by logic circuitry from a timing controller. The use of isolated drive circuits to control these silicon devices means that attempting to reduce the size of the circuit as a whole has limits since large physical gaps
15 or air spaces are required at different areas of the final circuit. Furthermore, the isolators require additional support circuitry and synchronised drive waveforms, all of which occupy physical space in the final design and additional cost.

20 It is an object of the invention to provide an improved defibrillator in which these disadvantages are mitigated or avoided.

25 According to an aspect of the invention, there is provided a defibrillator as specified in claim 1 and/or any one or more of the claims dependent thereon.

The invention is also directed to a method by which the
30 described apparatus operates and including method steps for carrying out every function of the apparatus.

In the present specification an "uncontrolled solid state device" (USD) means a two-terminal solid state device which, without the application of any external control signal, automatically undergoes a transition
5 from a high impedance state to a lower impedance state when a voltage greater than a predetermined threshold is applied across its terminals. A USD can be a single integrated component or can be a circuit constructed from multiple solid state components. A basic example
10 of a USD is a Shockley diode.

A "breakover USD" is a USD which transitions to the lower impedance state unconditionally when the applied voltage exceeds the threshold.

15

A "breakunder" USD is a USD which only transitions to the lower impedance state if the applied voltage does not exceed a second threshold greater than the first threshold.

20

Embodiments of the invention will now be described, by way of example, with reference to the accompanying drawings, in which:

25 Fig. 1, previously described, is a circuit illustrating the "totem-poling" of two SCRs so that the combination of the two devices can withstand a higher voltage than a single device;

30 Figs. 2a, 2b and 2c are, respectively, the substrate construction, circuit symbol and I=V characteristics of a Shockley diode;

Fig. 3 is a circuit diagram of a breakover USD;

Figs. 4a, 4b and 4c are, respectively, a circuit
diagram, circuit symbol and $I=V$ characteristics of a
5 breakunder USD;

Figs. 5a and 5b are, respectively, the circuit symbol
and a circuit diagram for a breakunder USD with
hysteresis;

10

Fig. 6 is a circuit diagram of a first embodiment of
defibrillator according to the invention;

Fig. 7 is a circuit diagram of a second embodiment of
15 defibrillator according to the invention;

Fig. 8 is an example of the waveform that can be
produced by the embodiment of Fig. 7;

20 Fig. 9 is a circuit diagram of a third embodiment of
defibrillator according to the invention;

Fig. 10 is a circuit diagram of a fourth embodiment of
defibrillator according to the invention;

25

Fig. 11 illustrates the fourth embodiment where the
output circuit is implemented as a single encapsulated
integrated circuit component;

30 Fig. 12a is a circuit diagram of a fifth embodiment of
defibrillator according to the invention; and

Fig. 12b is an example of the waveform that can be produced by the embodiment of Fig. 12a.

The embodiments of the invention to be described herein use devices or circuits having the characteristics of Shockley diodes, and which are referred to herein as uncontrolled solid state devices (USDs) as defined above. Unlike SCRs and IGBTs, a Shockley Diode does not require a gate drive signal to initiate it from a high impedance state to a state of lower impedance. Fig. 2a shows the substrate construction of a Shockley diode as a four layer silicon device with respective doping densities P1, N1, P2 and N2.

Fig. 2b shows the symbol used to denote a Shockley diode; note that there are only two connecting terminals. Essentially a Shockley diode is unidirectional in that it can only change from its default high impedance state to a state of reduced impedance when the polarity of the applied signal is in a particular direction to forward bias the device, see Fig. 2c. Applying a signal of opposite polarity will fail to change the device's state unless the voltage exceeds its reverse breakdown voltage (V_r). A characteristic of a Shockley diode is that as a voltage is applied across the device in the forward bias direction, the device will only change to its lower impedance state if the voltage exceeds a predetermined threshold (V_{th}). Shockley diodes, however, are not readily commercially available and those that are typically only capable of withstanding small voltages and currents. However, this limitation can be overcome by arranging other commercially available devices to

perform the equivalent function for high voltages and currents.

Fig. 3 is a high voltage, high current, implementation of a "breakover" USD, equivalent to a Shockley diode, using a DIAC and a TRIAC. Note that the overall circuit of Fig. 3 has only two terminals, an anode A' and a cathode K'. The TRIAC will change to a state of low impedance allowing a high current to flow when an appropriate voltage is applied to its gate terminal g. The combination of resistors R1 and R2 form a voltage divider, dividing the voltage V down to a voltage Vb, referenced to the cathode K', at the base of the transistor T1, where $V_b = V[R_2/(R_1+R_2)]$. The emitter follower configuration of transistor T1 keeps the voltage applied to the DIAC at point X at approximately 0.7 Volts below the voltage Vb.

The DIAC will remain in its default high impedance state unless the voltage across it exceeds its threshold voltage Vd. Unless this voltage threshold is exceeded therefore, the USD will remain high impedance between A' and K'. If, however, the voltage at X exceeds the DIAC's threshold Vd, the DIAC will fold back and allow a voltage to appear at the gate of the TRIAC, and the TRIAC will then change to its low impedance state allowing a high current to flow between A' and K'. The overall voltage at which the USD changes state can therefore be accurately set by the voltage divider R1/R2. If the USD is desired to change to its low impedance state when the voltage V across it, i.e. across the terminals A' and K', reaches a certain threshold Vth, then the values of R1 and R2 are

chosen such that this voltage V_{th} causes the voltage at X to be equal to the DIAC threshold voltage V_d ; i.e. one solves the equation $V_d = [V_{th}(R_2/(R_1+R_2))]-0.7$ for R_1 and R_2 . Resistor R_3 limits the current flow into the gate terminal of the TRIAC and prevents the gate from being damaged by the relatively high voltage across the terminals A' and K'. Note that with the state change of the device being determined by the ratio of R_1 and R_2 , and the supply to the DIAC being performed by R_3 through the current gain of T1, the values of both R_1 and R_2 can be kept high. Using high impedance values for R_1 and R_2 means that in the high impedance state there is very little current leakage through the USD. The diode D1 opposes any current flow in the reverse bias direction and in effect determines the reverse breakdown characteristics for the USD.

Note that any device which can be placed in a low impedance state from an initial state of high impedance could be used in place of the TRIAC in Fig. 3, for example the USD could have employed a combination of IGBTs, SCRs, FETs (field effect transistors) or BJTs (bipolar junction transistor). The various implementations possible will be known to those skilled in the art.

Fig. 4a shows another USD where the device has been configured to change to a state of low impedance if the instantaneous voltage across the anode A' and cathode K' exceeds a well defined threshold V_l , yet does not exceed an even higher voltage threshold V_h . In other words, if the voltage V applied across the device in Fig. 4a is within a well specified range from V_l to V_h

the device will enter its low impedance state, while if it is outside this range, the device will remain in its default high impedance mode. With this particular characteristic the device is termed a "breakunder" USD.

5 Figs. 4b and 4c show the device's circuit symbol and I-V characteristics respectively.

The implementation of the breakunder USD in Fig. 4a is similar to that of the breakover device in Fig. 3. The

10 main difference is the presence of a capacitor C1 and a second transistor T2. Capacitor C1 limits the rate of change of voltage across R1. This in turn limits the rate of change of voltage across the DIAC. Since the voltage across the DIAC is slow to rise, if the voltage

15 Y at the base of T2, as determined by the voltage divider R4/R5, rises above the forward bias voltage across T2's base emitter-junction before the DIAC voltage reaches its threshold V_d , the transistor T2 will turn on to short the gate of the TRIAC to K' and

20 thus inhibit any current flow into the gate of the TRIAC. Using this arrangement, the upper voltage threshold V_h can be set by the voltage divider R4/R5 and the lower threshold V_l can be set as before by R1/R2.

25 Any breakunder device can further be arranged so that, once a voltage has been applied across its terminals large enough to exceed the upper threshold V_h so keeping the device in the high impedance state, if the

30 applied voltage drops in magnitude the device will remain in the high impedance state. In this mode, in order to change to the low impedance state, the current must be reduced to almost zero and then re-applied.

This later device is referred to as a breakunder USD with hysteresis.

Fig. 5a shows the circuit symbol for a breakunder USD with hysteresis. Fig. 5b shows an implementation of the device based upon the breakunder device shown in Fig. 4. Only the differences will be described. A transistor T2 now forms a second emitter follower supplying a second DIAC, DIAC2. The voltage at point Y is designed to have a value equal to the threshold of DIAC2 when the voltage V across A', K' is equal to an upper threshold Vh. From Fig. 5b it can be seen that, unlike the voltage at point X, the voltage at point Y will instantaneously follow V and will be a proportion of V according to the ratio set by R4 and R5. If the voltage V causes the voltage at Y to exceed the voltage threshold of DIAC2, then a second TRIAC, TRIAC2, will enter a low impedance state. As soon as TRIAC2 enters its low impedance state, the voltage Vb at the base of T1 will reduce to almost zero. Once TRIAC2 has entered a low impedance state T1 cannot supply any current to DIAC1 and therefore the gate of TRIAC1. This "feedback" enhancement of Fig. 4 has introduced a level of hysteresis in to the arrangement. The only way now for TRIAC1 to enter its low impedance state is for the voltage across A', K' to be reduced to zero and then a new voltage applied which has a value between the lower threshold set by R1, R2 and DIAC1 and the upper threshold set by R4, R5 and DIAC2. This device has essentially three modes, two high impedance and one low impedance. If the instantaneous voltage applied to the arrangement is below the lower threshold V1, then the combination of R1, R2 and T1 means that DIAC1 does not

pass current and TRIAC1 remains in its high impedance state. If the applied voltage is greater than the lower threshold V_l and less than the upper threshold V_h , then the combination of R4, R5 and T2 means that
5 DIAC2 does not pass current and with DIAC1 now passing current, once the voltage across C1 has had sufficient time to rise, to the gate of TRIAC1, TRIAC1 enters its low impedance state. If, however, the applied voltage is greater than the upper threshold V_h , then the
10 combination of R4, R5 and T2 means that DIAC2 does pass current to the gate of TRIAC2 thereby inhibiting DIAC1 and keeping TRIAC1 in its high impedance state.

It should be noted that any of the USDs of Figs. 3 to 5
15 could be implemented as doped silicon layers in a single discrete integrated device. None of the devices require any external control and have the characteristic that they will conduct if the voltage across their two terminals A' and K' is either above
20 and/or below a specified threshold. Another characteristic is that once in their low impedance state, they can only be returned to their high impedance state if the current flow through them is reduced to near zero. At exactly which current they
25 will drop-out is dependent upon the particular device used.

Fig. 6 shows a basic embodiment of a defibrillator according to the invention, designed to provide a
30 monophasic output voltage pulse across a pair of patient electrodes A and B. The defibrillator has an energy source 60, in this instance a capacitor which is charged up by a charging circuit 62, and an output

circuit for connecting the voltage on the capacitor across the electrodes A, B upon the occurrence of a control signal 64. The output circuit comprises a first current path connecting the +ve side of the energy source 60 to the electrode A and a second current path connecting the -ve side of the energy source to the electrode B. The first current path contains a breakover USD, USD1(bo), while the second current path contains an IGBT, IGBT1. The breakover USD1(bo) will allow the current from the energy source 60 to flow through the load (patient) connected across the output electrodes A and B if the voltage applied from the energy source is large enough to exceed its threshold. The breakover USD1(bo) can be constructed as described with reference to Fig. 3.

Initially, both sides of the load see a high impedance into A and B. Applying a gate drive pulse 64 to IGBT1 turns the latter on and drops the entire energy source voltage across USD1(bo). Provided the energy source is charged to a voltage above the threshold for USD1(bo), the latter will change to its low impedance state. The energy source now begins to discharge into the load. Removing the drive pulse 64 from the gate of IGBT1 after a pre-determined time period causes IGBT1 to return to its high impedance state and the current in the circuit reduces to approximately zero. With almost zero current flow, the device USD1(bo) recovers and the load once again sees a high impedance on both sides of A and B.

The use of the USD between electrode A and the +ve terminal of the energy source means that there is no

isolated controlling circuit connection required. The only controlling element in the circuit of Fig. 6 is the gate of IGBT1 and this is referenced to the circuit ground so no isolation barrier is needed. The conventional diode D1 is used to prevent current flow back into the charging circuitry when charging is complete. The output generated by the circuit of Fig. 6 is a simple monophasic truncated exponential waveform.

10

Although Fig. 6 shows only one USD in the first current path, it will be understood that the voltage that can be withstood by the output circuit in the high impedance state can be increased by totem-poling two or more USDs in the first current path, as described previously. Two or more USDs in series actually behave just like a single USD with a threshold V_{th} which is the sum of the thresholds of the individual devices.

15

Fig. 7 shows an embodiment of a defibrillator according to the invention, designed to provide a biphasic truncated exponential output voltage pulse across the patient electrodes A and B. Essentially, the embodiment of Fig. 6 has been modified to add third and fourth current paths, shown by dashed lines. The third current path connects the +ve side of the energy source 60 to the electrode B and the fourth current path connects the -ve side of the energy source to the electrode A. The third current path contains two "totem-poled" SCRs, SCR1 and SCR2, while the fourth current path contains a further IGBT, IGBT2. The first and second current paths are as before, except that the first current path is shown with two totem-poled

20

25

30

breakover USDs, USD1(bo) and USD2(bo). The USDs may be as shown in Fig. 3. For reasons previously described, the SCRs have isolated gate drives.

5 In operation, the energy source 60 is first charged to a voltage exceeding the threshold V_{th} of the totem-poled USDs. Then, at time t_0 (see Fig. 8), the device IGBT1 is given a gate pulse 64 placing it into its low impedance state. This places substantially the entire
10 voltage of the energy source across the totem-poled USDs (two USDs are used as previously stated to increase the voltage that the circuit can withstand). The USDs therefore turn on (the devices SCR1, SCR2 and IGBT2 remaining in their high impedance state), and a
15 current flows through the load from electrode A to electrode B. As energy is removed from the energy source by the load, the voltage applied by the energy source decays. At a later time t_1 , the IGBT1 has its gate signal removed and it returns to its high
20 impedance state. This causes the current in the circuit to reduce to almost zero so returning the devices USD1(bo) and USD2(bo) to their high impedance states. The instant t_1 is chosen so that at that point the voltage remaining on the energy source is below the
25 threshold V_{th} of the totem-poled devices USD1(bo) and USD2(bo).

Now, at a time t_2 following shortly after t_1 , the devices IGBT2, SCR1 and SCR2 are given simultaneous
30 gate drive pulses 64' to place them in their low impedance state. Now a discharge current flows in the opposite direction through the load, i.e. from electrode B to electrode A. After a further pre-

determined time period has elapsed the gate drive to device IGBT2 is removed at t_3 and the current flowing in the circuit is reduced almost to zero. Again this causes the two SCRs to also return to their high impedance state. The resulting output is as shown in Fig. 8.

In this circuit isolated gate drives are required for the SCRs. However, only two such isolated gate drives are required in this case. The methods used by prior art would have required at least four isolated gate drive circuits. Also only four devices are required to be controlled in total instead of the six control lines previously necessary.

Fig. 9 shows a third embodiment of the invention. This differs from the embodiment of Fig. 7 in that the totem-poled SCRs, SCR1 and SCR2, have been replaced by totem-poled breakunder USDs with hysteresis, USD3(bu) and USD4(bu).

In operation, the energy source 60 is first charged to a voltage greater than the threshold V_{th} of the totem-poled breakover USDs and also greater than the upper voltage threshold V_h of the totem-poled breakunder USDs. Then, at time t_0 (see Fig. 8, which also applies in this case), the device IGBT1 is given a gate pulse 64 placing it into its low impedance state. This places substantially the entire voltage of the energy source across the totem-poled breakover USDs, USD1(bo) and USD2(bo). All other devices remain in their high impedance state (the breakunder USDs because the voltage is above their upper threshold V_h ; this is important because otherwise they would turn on and

bypass the load). The breakover USDs therefore turn on and a current flows through the load from electrode A to electrode B. As energy is removed from the energy source by the load, the voltage applied by the energy source decays. At a later time t_1 , the IGBT1 has its gate signal removed and it returns to its high impedance state. This causes the current in the circuit to reduce to almost zero so returning the devices USD1(bo) and USD2(bo) to their high impedance states. The instant t_1 is chosen so that at that point the voltage remaining on the energy source is below the threshold V_{th} of the totem-poled devices USD1(bo) and USD2(bo) but between the upper and lower voltage thresholds V_l , V_h of the totem-poled devices USD3(bu) and USD4(bu).

Now, at a time t_2 following shortly after t_1 , the device IGBT2 is given a gate drive pulse 64' to place it in its low impedance state. Now the devices USD3(bu) and USD4(bu) turn on, because the voltage applied across them is between their upper and lower voltage thresholds, and a discharge current flows in the opposite direction through the load, i.e. from electrode B to electrode A. After a further pre-determined time period has elapsed the gate drive to device IGBT2 is removed at t_3 and the current flowing in the circuit is reduced almost to zero. Again this causes USD3(bu) and USD4(bu) to return to their high impedance state. The resulting output is as shown in Fig. 8.

Of particular note is that for this arrangement there are no isolated connection gate control connections to

any of the devices in the circuit. Also only two devices (IGBT1 and IGBT2) require control signals and these are both direct electrical connections referenced to circuit ground. This is a significant saving in size and component cost. Furthermore, to control the entire circuit only requires two control signals rather than the five that would be otherwise be necessary. The control circuit can now simply pulse one IGBT, IGBT1, to produce the first phase of the output waveform and pulse the second IGBT, IGBT2, to produce the second phase of the output.

Fig. 10 shows a fourth embodiment of the invention. This differs from the embodiment of Fig. 9 in that the two IGBTs, IGBT1 and IGBT2, have been replaced by a breakover USD, USD5(bo), and a breakunder USD, USD6(bu), respectively. Also, an IGBT (IGBT3) has been added in common to the second and fourth current paths. For simplicity the circuit uses single USDs (USD1(bo) and USD3(bu) respectively) in the first and third current paths, although as described two or more such devices can be totem-poled in each path to increase the ability of the circuit to withstand higher voltages. Although this arrangement has added another circuit element, IGBT3, the output circuit is fully automatic and all devices connected to the load across A and B are uncontrolled. The only controlling signal required is the signal to the gate of IGBT3 in the common ground return.

30

In operation, having charged the energy storage device to a voltage greater in magnitude than the threshold of breakover devices USD1(bo) and USD5(bo), and also

high enough not to enter the threshold range which would place USD3(bu) and USD6(bu) into their low impedance state, a gate drive pulse 64 applied to IGBT3 will turn on USD1(bo) and USD5(bo) and cause current to follow through the load in the direction from A to B. Removing the gate drive to IGBT3 after a pre-determined time interval will, as before, reduce the current in the circuit to almost zero and all devices will return to their high impedance states. Provided the voltage across the energy storage device is now less than the threshold for USD1(bo) and USD5(bo), and furthermore providing the voltage is within the threshold required to allow the break-under devices USD3(bu) and USD6(bu) to enter their low impedance states, the application of a second gate pulse 64' to IGBT3 will cause the current to flow through the load in the opposite direction from B to A. Again, this causes the biphasic waveform of Fig. 8 to be generated.

Note that not only is there no requirement for any isolated connections to any of the devices but only one single device needs to have a gate drive signal applied in order for the whole circuit to be fully operated. It will be appreciated that this arrangement means that the whole output circuit including USD1(bo), USD5(bo), USD3(bu), USD6(bu) and IGBT3 could be easily implemented as a single integrated solid state component. This would further mean that the entire output stage would be a single encapsulated integrated module only requiring 5 connections. These connections would be a common ground connection, an input from an energy source, two output connections to the electrodes A and B and a single input control connection

referenced to the common ground which would control the module. Fig. 11 shows the block diagram of a circuit including such an integrated circuit 66 - note that even the gate drive circuit for the IGBT can be
5 included in the module, leaving the control terminal into the circuit requiring a standard TTL type signal. This represents an enormous saving in terms of cost, size and complexity.

10 In a fifth embodiment of the invention, which is a modification of that shown in Fig. 10, and may likewise be formed with the output circuit as a single integrated circuit component, the energy source is a programmable active power supply 68, rather than a
15 passive capacitor. Referring to Fig. 12a, here the energy source is designed to supply a programmed constant DC voltage, and with this voltage set at a level above the conducting threshold V_{th} of breakover devices USD1(bo) and USD5(bo) and greater than the low
20 impedance threshold range of break-under devices USD3(bu) and USD6(bu), the current again flows through the load from A to B. Setting the programmable power supply then to supply a voltage of zero volts for a pre-determined time interval causes all the devices to
25 return to their high impedance state. Further setting it to supply a voltage which is less than the thresholds for USD1(bo) and USD5(bo), and within the threshold range required to allow the breakunder devices USD3(bu) and USD6(bu) to enter their low
30 impedance state, will cause the current to flow in the opposite direction from B to A. The resulting waveform can be seen by way of example in Fig. 12b. It would also be possible to have several energy sources

selectable by placing additional USDs within the circuit arrangement. Which energy source is to be used to supply the output circuit could then be selected at whatever times are desirable to achieve the pulse shape
5 required.

The invention therefore provides an improved means to generate a large variety of pulses and pulse shapes, but does so with less components and a much greater
10 simplicity than is currently available by other means.

It should be appreciated that further current paths containing USDs or other solid state devices could be added between the energy source and the electrodes A
15 and B in any of the circuits described above, thereby allowing a third, fourth or subsequent phase to be added in a pre-determined polarity.

It should also be appreciated that further protective
20 components may be necessary for reliable operation of the circuits in practice. By way of example, an inductor could be placed in series with the output of the energy source to limit the rate of change of current in the circuit. Such additions are well known
25 to those skilled in the art.

As previously shown, the use of totem-poling to increase the amount of voltage that the circuit can withstand is well known to those skilled in the art.
30 In all the preceding embodiments, therefore, each current path to or from an electrode A or B can contain only a single USD or other solid state device or two or

more such devices totem-poled according to voltage requirements.

The invention is not limited to the embodiments
5 described herein which may be modified or varied
without departing from the scope of the invention.

CLAIMS:

1. A defibrillator comprising first and second electrodes for application to a patient, a voltage source, and an output circuit for connecting the voltage source across the electrodes upon the occurrence of at least one control signal, wherein the output circuit includes a first current path connecting one side of the voltage source to the first electrode and a second current path connecting the other side of the voltage source to the second electrode, each of the first and second current paths containing at least one solid state switching device, and the or each switching device in at least one of the first and second current paths being a USD as defined herein.
2. A defibrillator as claimed in claim 1, wherein the output circuit further includes a third current path connecting the one side of the voltage source to the second electrode and a fourth current path connecting the other side of the voltage source to the first electrode, each of the third and fourth current paths also containing at least one solid state switching device.
3. A defibrillator as claimed in claim 1 or claim 2, wherein the or each switching device in each of the first and third current paths is a USD.
4. A defibrillator as claimed in claim 3, wherein the or each USD in the first current path is a breakover USD and the or each USD in the third current path is a breakunder USD.

5. A defibrillator as claimed in claim 4, wherein each of the second and fourth current paths contains a controlled solid state switching device.

5

6. A defibrillator as claimed in claim 4, wherein the or each USD in the second current path is a breakover USD and the or each USD in the fourth current path is a breakunder USD, the output circuit also including a controlled solid state switching device common to the second and fourth current paths.

10

7. A defibrillator as claimed in any preceding claim, wherein the voltage source is a capacitor.

15

8. A defibrillator as claimed in any one of claims 1 to 6, wherein the voltage source is a programmable voltage source.

9. A defibrillator as claimed in any preceding claim, wherein the or each USD is a single integrated solid state device.

20

10. A defibrillator as claimed in any one of claims 1 to 8, wherein the output circuit is a single integrated solid state device.

25




Fig. 1




Fig. 2a




Fig. 2b




Fig. 2c




Fig. 3




Fig. 4a




Fig. 4b




Fig. 4c




Fig. 5a




Fig. 5b




Fig. 6




Fig. 7




Fig. 8




Fig. 9




Fig. 10




Fig. 11




Fig. 12a




Fig. 12b

INTERNATIONAL SEARCH REPORT

International Application No

PCT/JP 01/00439

A. CLASSIFICATION OF SUBJECT MATTER

IPC 7 A61N1/39

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 A61N

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	US 5 803 927 A (GLINER BRADFORD E ET AL) 8 September 1998 (1998-09-08) the whole document ---	1-7
Y	US 4 745 923 A (WINSTROM WILLIAM L) 24 May 1988 (1988-05-24) the whole document ---	1-7
A	US 3 603 811 A (DAY CHRISTOPHER C ET AL) 7 September 1971 (1971-09-07) the whole document ---	1
A	GB 2 006 999 A (SYNCHRO START PRODUCTS) 10 May 1979 (1979-05-10) the whole document -----	1



Further documents are listed in the continuation of box C.



Patent family members are listed in annex.

° Special categories of cited documents :

A document defining the general state of the art which is not considered to be of particular relevance

E earlier document but published on or after the international filing date

L document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

O document referring to an oral disclosure, use, exhibition or other means

P document published prior to the international filing date but later than the priority date claimed

T later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

X document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

Y document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

& document member of the same patent family.

Date of the actual completion of the international search

27 June 2001

Date of mailing of the international search report

04/07/2001

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

Ferrigno, A

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/LJ 01/00439

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 5803927 A	08-09-1998	US 5607454 A	04-03-1997
		AU 7367294 A	14-03-1995
		CA 2168978 A	23-02-1995
		EP 0997162 A	03-05-2000
		EP 0712321 A	22-05-1996
		JP 2000051374 A	22-02-2000
		JP 9500309 T	14-01-1997
		NO 960470 A	27-03-1996
		WO 9505215 A	23-02-1995
		US 5749904 A	12-05-1998
		US 5601612 A	11-02-1997
		US 5593427 A	14-01-1997
		US 5620470 A	15-04-1997
		US 5749905 A	12-05-1998
		US 5735879 A	07-04-1998
		US 5776166 A	07-07-1998
		US 5836978 A	17-11-1998
		US 6047212 A	04-04-2000
US 4745923 A	24-05-1988	CA 1290024 A	01-10-1991
		DE 3670209 D	17-05-1990
		EP 0228539 A	15-07-1987
		JP 1926812 C	25-04-1995
		JP 6051067 B	06-07-1994
		JP 62137070 A	19-06-1987
US 3603811 A	07-09-1971	NONE	
GB 2006999 A	10-05-1979	US 4168516 A	18-09-1979
		CA 1096474 A	24-02-1981
		DE 2843278 A	05-04-1979
		FR 2405595 A	04-05-1979