

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
12 January 2006 (12.01.2006)

PCT

(10) International Publication Number
WO 2006/005025 A3

(51) International Patent Classification:
G06F 9/38 (2006.01) **G06F 1/32** (2006.01)

(21) International Application Number:
PCT/US2005/023647

(22) International Filing Date: 30 June 2005 (30.06.2005)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
10/881,246 30 June 2004 (30.06.2004) US

(71) Applicant (for all designated States except US): **SUN MICROSYSTEMS, INC.** [US/US]; 4150 Network Circle, Santa Clara, California 95054 (US).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **GOLLA, Robert, T.** [US/US]; 8344 Fern Bluff Avenue, Round Rock, Texas 78681 (US). **BROOKS, Jeffrey, S.** [US/US]; 11704 Astoria Drive, Austin, Texas 78738 (US). **OLSON, Christopher, H.** [US/US]; 3649 Ranch Creek Drive, Austin, Texas 78730 (US).


(74) Agent: **MEYERTONS, HOOD, KIVLIN, KOWERT & GOETZEL, P.C.**; KOWERT, Robert C., P.O. Box 398, Austin, Texas 78767-0398 (US).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SM, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, MC, NL, PL, PT, RO,

[Continued on next page]

(54) Title: THREAD-BASED CLOCK ENABLING IN A MULTI-THREADED PROCESSOR



(57) Abstract: A method and apparatus for controlling power consumption in a multi-threaded processor. In one embodiment, the processor includes at least one logic unit for processing instructions. The logic unit includes a plurality of positions, wherein each of the plurality of positions corresponds to at least one instruction thread. Clock signals may be provided to the logic unit via a clock gating unit. The clock gating unit is configured to inhibit a clock signal from being provided to a corresponding one of the thread positions when no instruction thread is active for that position. The inhibiting of the clock signal for an inactive thread position may reduce power consumption by the processor.



SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

(88) Date of publication of the international search report:
25 January 2007

Published:

— with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

INTERNATIONAL SEARCH REPORT

International application No
PCT/US2005/023647

A. CLASSIFICATION OF SUBJECT MATTER

INV. G06F9/38

ADD. G06F1/32

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

G06F

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 6 272 616 B1 (FERNANDO JOHN S ET AL) 7 August 2001 (2001-08-07) the whole document	1-3, 8-12, 17, 18
X	US 2003/037226 A1 (TSURUTA TORU ET AL) 20 February 2003 (2003-02-20) the whole document	1-3, 8-12, 17, 18
A	US 2002/095614 A1 (RODGERS DION ET AL) 18 July 2002 (2002-07-18) page 5, paragraph 60 - paragraph 62 page 11, paragraph 132 - paragraph 135 page 15, paragraph 170 - page 16, paragraph 183 ----- -/--	1-18

☒ Further documents are listed in the continuation of Box C.

☒ See patent family annex.

* Special categories of cited documents :

A document defining the general state of the art which is not considered to be of particular relevance

E earlier document but published on or after the international filing date

L document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

O document referring to an oral disclosure, use, exhibition or other means

P document published prior to the international filing date but later than the priority date claimed

T later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

X document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

Y document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

G document member of the same patent family

Date of the actual completion of the international search

15 June 2006

Date of mailing of the international search report

23/06/2006

Name and mailing address of the ISA/

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

Klocke, L

INTERNATIONAL SEARCH REPORT

International application No
PCT/US2005/023647

C(Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	<p>CHANG A ET AL: "The effects of explicitly parallel mechanisms on the multi-ALU processor cluster pipeline"</p> <p>COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, 1998. ICCD '98. PROCEEDINGS. INTERNATIONAL CONFERENCE ON AUSTIN, TX, USA 5-7 OCT. 1998, LOS ALAMITOS, CA, USA, IEEE COMPUT. SOC, US, 5 October 1998 (1998-10-05), pages 474-481, XP010310318</p> <p>ISBN: 0-8186-9099-2</p> <p>the whole document</p>	<p>4-7, 13-16</p>
A	<p>US 5 742 782 A (ITO ET AL)</p> <p>21 April 1998 (1998-04-21)</p> <p>the whole document</p>	<p>1-18</p>

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No

PCT/US2005/023647

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
US 6272616	B1	07-08-2001	NONE	
US 2003037226	A1	20-02-2003	WO 0133351 A1	10-05-2001
US 2002095614	A1	18-07-2002	AU 8015100 A	18-06-2001
			CN 1433544 A	30-07-2003
			EP 1236107 A2	04-09-2002
			RU 2233470 C2	27-07-2004
			WO 0141529 A2	14-06-2001
			US 6357016 B1	12-03-2002
US 5742782	A	21-04-1998	JP 3547482 B2	28-07-2004
			JP 7281896 A	27-10-1995