(54) Title: READ-OUT CIRCUIT FOR INFRARED DETECTORS.

(57) Abstract: The present invention is related to a device comprising a capacitive feedback transimpedance operational amplifier (11), that comprises a main operational amplifier (107) (with a first input (121), a second input (122) and an output (125)) and an integrating capacitor (106), connected between the second input and the output, and a first switch (105) connected in parallel to the integrating capacitor (106). The device further comprises an auto-zero operational amplifier (110) having a third input (123) and a fourth input (124), whereby to the third input (123) and the first input (121) signals at virtual ground potential are applied. The fourth input (124) is connected to the output (125) by a circuit (15) comprising two offset error capacitors (112, 114), a second switch (111) and a third switch (113). (Figure 3)
READ-OUT CIRCUIT FOR INFRARED DETECTORS

Field of the invention

[0001] The present invention is related to low offset, low noise auto-zeroed CMOS integrated circuit amplifiers and more in particular to read-out circuits for infrared detectors.

State of the art

[0002] A focal plane array comprises several individual detector elements (pixels). The number of pixels in a linear or focal plane array is increasing. The signal multiplexer is a high complexity detector specific integrated circuit, which reads all channels in parallel. The most commonly used detector circuits are the direct injection stage and the capacitive feedback transimpedance amplifier (CTIA).

[0003] A conventional detector buffer stage in a read-out circuit comprises a capacitive feedback transimpedance amplifier. The goal of the CTIA is to accumulate all detector current, preferably under the condition of zero bias or some reverse bias where the dynamic resistance is high. The amplifier keeps the detector at virtual ground while the detector current is flowing onto the capacitor, generating a voltage signal at the output proportional to the integration time and the signal current. The DC coupling between the detector and the CTIA yields an excellent linearity of the detector.
current to output voltage conversion. In the ideal condition of zero offset there is no influence of dark current and hence of dark current noise. In this case the detector shunt resistance does not play a role as there is no voltage difference over the detector. In practice however such a circuit has a major drawback, namely the op-amp input voltage non-uniformity (offset), causing fixed pattern noise on the read-out circuit and limiting the integration time. The circuit needs to be suited for measuring extremely small currents generated by infrared diodes with relatively low parallel resistance and needs therefore amplifiers with very small offset error voltages.

In order to correct said op-amp input voltage non-uniformity it is common to use an auto-zero (AZ) circuit. Such a scheme is for example discussed in "Circuit Techniques for Reducing the Effects of Op-Amp Imperfections : Autozeroing, Correlated Double Sampling and Chopper Stabilisation", C. Enz and G. Themes, Proceedings of the IEEE, vol.84, No.11, November 1996, pp.1584-1614) and in patent US4884039. This patent discloses a differential amplifier including a linear offset operation circuit comprising sources providing a reference voltage and an offset correction voltage and a pair of auxiliary transistors for supplying currents for correcting offset errors of the amplifier.


**Aims of the invention**

The present invention aims to provide a low noise, high uniformity auto-zeroed integrated circuit amplifier overcoming the problems of the prior art
solutions. More specifically it provides a read-out circuit for infrared detectors.

**Summary of the invention**

5 [0007] The present invention is related to a device comprising a capacitive feedback transimpedance operational amplifier, that comprises a main operational amplifier (with a first input, a second input and an output) and an integrating capacitor, connected between the second input and the output, and a first switch connected in parallel to the integrating capacitor. The device further comprises an auto-zero operational amplifier having a third input and a fourth input, whereby to the third input and the first input signals at virtual ground potential are applied. The fourth input is connected to the output by a circuit comprising two offset error capacitors, a second switch and a third switch.

[0008] Preferably the offset error capacitors have a terminal connected to the virtual ground potential.

20 [0009] In an advantageous embodiment the auto-zero operational amplifier comprises resistor connected MOS transistors.

[0010] In a preferred embodiment the second and the third switch each comprise four transistors.

25 [0011] Advantageously the integrating capacitor comprises a plurality of capacitors in parallel, whereby in each parallel branch an isolating switch is provided on either side of the capacitor in said branch.

[0012] Typically said output is further connected to a sample&hold circuit.

[0013] In another preferred embodiment a read-out circuit for infrared detection comprises a plurality of devices as described above.
Short description of the drawings

[0014] Fig. 1 represents a prior art detector buffer stage without Auto Zero correction.

[0015] Fig. 2 represents a prior art detector buffer stage with Auto Zero correction.

[0016] Fig. 3 represents the novel Auto Zero correcting scheme of the invention.

[0017] Fig. 4 represents the transistor level details of the principal CTIA op-amp and the AZ amplifier.

[0018] Fig. 5 represents an alternative solution of the transistor level details of the principal CTIA op-amp and the AZ amplifier.

[0019] Fig. 6 represents the transistor level details of the four transistors auto-zero switch solution.

[0020] Fig. 7 represents the details of a double side switched integration capacitor for a multiple auto-zero scheme.

Detailed description of the invention

[0021] Figure 1 shows a prior art detector buffer stage, consisting of a charge sensitive transimpedance amplifier (CTIA) (11). The CTIA accumulates all detector current 102, preferably under zero bias or some reverse bias 103 where the dynamic resistance is high. However one always has to deal with a varying offset voltage. Therefore when applying CMOS amplifiers it is common to use an auto-zero (AZ) circuit. The system exhibits an excellent linearity of the detector current 102 to output voltage conversion due to the DC coupling between the infrared detector diode 101 and the low equivalent input impedance presented at the differential inputs - (122) and + (121) of the main amplifier 107 and its integrating capacitor 106 combination forming the CTIA (11). The non-uniformity of the input offset voltage of the individual op-amps in a
focal plane array, however, gives rise to so called fixed pattern noise on an array of such read-outs and limits the integration time because of the early saturation of the worse channels.

Fig. 2 shows a modified version of the above schematic based on an auxiliary Auto-Zero (AZ) op-amp, which corrects for the above described anomaly. The scheme shows a dual op-amp design, where the AZ op-amp 110 is used to reduce the offset effects of the main CTIA stage 11. This correcting AZ opamp 110 is known to provide a certain transconductance attenuation as compared to the main op-amp 107 by the introduction of source degeneration resistors 408 and 409 (see also Fig.4). Before the start of each integration cycle, each CTIA is auto-zeroed again by closing simultaneously the AZ switch 111 and switch 115 and opening the optional switch 116. At the end of this cycle, the correction coefficient is stored on the capacitor 112 of the auxiliary amplifier 110 by first opening the switch 111. Then the CTIA main op-amp 107 and its integration capacitor 106 are reset to the virtual zero start point by closing switch 105 during a short time. Then the real integration cycle starts and it ends with the sampling (by closing switch 108) and holding (by opening switch 108) the amplifiers output voltage resulting from the integrated detector current signal on the S&H capacitor 109. Finally all acquired information stored on the hold capacitors 109 of an array of identical circuits is read out by applying a start pulse to the selection shift register. This register sequentially selects each channel’s output 118 buffered by a follower amplifier 117 and directs its output signal to a common output buffer amplifier generating a so called video signal. This signal can be visualised on a video display screen to give an image of the signals detected by the infrared diode array.
[0023] The auto-zero scheme of Fig. 2 is known within the electronics community. The scheme of Fig. 3 however comprises a combination of novel features that cannot be found in prior art solutions. The amplifier’s common mode rejection is used to attenuate noise. The AZ amplifier is preferably not constructed as an independent circuit block, but is embedded in the first stage of the principal CTIA op-amp (as shown in Fig. 4 and 5). It is designed in such a way that it corrects the current flowing in the principal op-amp 107 to approach better the virtual ground potential 104. US 4884039 also uses an embedded solution, but there the external capacitor is not differentially coupled. A differential amplifier is more sensitive to a differential voltage at its inputs than a so called common-mode voltage (i.e. a same voltage applied at the inputs). Therefore, the error correction voltage stored in the Auto-Zero correction capacitor is directly connected across the differential inputs for which the amplifier is most sensitive. One of the terminals of the correction capacitor is connected to the virtual ground, which can be noisy or slowly varying. This is particularly the case since usually an externally provided voltage will be applied, as a common mode voltage to the amplifier’s inputs, by virtue of the capacitor’s principle to keep the voltage at its terminals constant.

[0024] Fig. 3 shows a novel means to achieve long integration time and yet keep very good linearity while keeping relatively small footprint requirements. A conventional AutoZero is performed with only one switch 111 and one error storage capacitor 112 (see also Fig. 2). This has two important drawbacks. The amplifiers output dV/dt together with the MOS switch drain source stray capacitances and subthreshold or weak inversion current cause a small, but yet non-negligible current to flow into
the storage capacitor 112. This causes the stored error voltage to vary slightly, which gives rise to an output non-linearity, particularly at long integration times, or with small integration capacitor value or both, thus when the system is most sensitive to input current and hence to offset errors. By providing a second capacitor 114 and switch 113 a much better insulation from the amplifiers output dV/dt is ensured, because of the very low voltage difference across the second switch 113.

[0025] The double capacitor (114, 112), double switch (113, 111) solution used greatly reduces remaining voltage errors on the correction capacitors, particularly with the additional usage of 4 special, fully compensated MOS switches 601,602,603,604 (Fig. 6), yielding a nearly perfect matching. The switches are designed to minimise the charge injection on both sides of the switches, thereby also minimising the systematic offset error. In a solution with 3 transistors, as e.g. proposed in Enz, compensation is impossible to achieve, as transistors of different size are required, and so process variations will cause unpredictable ratios between the effective transistor sizes. To minimise offset correction voltage errors and noise, the capacitors are directly connected across the differential inputs of the correcting amplifier 110 as already discussed before. In this way, possible noise or slow changes of the virtual ground voltage source 104 is attenuated by the common mode rejection of the differential input stage 110. In this way residual offset voltages as low as 10 μV at a 5V supply voltage can be obtained, whereas an offset voltage of 200 μV at a 3V supply voltage is reported in the prior art.

[0026] Fig.4 shows more in detail the combined main and AZ op-amp including the so called source degeneration resistors 408 and 409. Fig.4 shows a solution with PMOS
differential input transistors, but to a person skilled in
the art it is clear that this is just an example of a
possible implementation and that a scheme with all
transistors types and supply polarities inverted has
exactly the same basic function. The correction
differential input pair's source degeneration resistors
408-409 in Fig.4 can be alternatively replaced by resistor
connected MOS transistors 508-509 as shown in a detailed
alternative schematic in Fig.5. It shows an important
detail of the AZ correcting differential input pair, namely
the usage of so called source degeneration resistors or
resistor connected MOS transistors in the sources of the
offset compensating MOS transistor pair. The MOS
transistors modify the transfer characteristics in such a
way that a much lower transconductance is obtained.
Furthermore said transconductance is nearly linear over a
much wider voltage range than a conventional MOS input
pair. In this way, all imperfections of the offset
compensation voltage are also reduced in the same ratio as
the transconductances ratio between primary and secondary
correction input pair. Also large offset voltage errors can
still be captured and corrected, resulting in an overall
better end product yield and guaranteed long term
operation. The use of said resistor connected MOS
transistors additionally offers the considerable advantage
of being applicable in all CMOS processes.

[0027] Another object of the invention relates to
the CTIA feedback or integration capacitors. As shown in
Fig. 7, which is a detail of a possible implementation of
the integration capacitor 106 in Fig. 3, the different
capacitors 710 to 713 are of different values to allow to
change the value of the total capacitor connected across
the amplifiers feedback in order to modify the sensitivity
of the resulting integrator. It is obvious that the number
of capacitors and their value will vary from design to design depending on the range and values of transimpedance value (or gain) required. The capacitors are not single sided switched, but double sided (see switches 701 to 708). This measure allows to fully isolate the capacitor from its environment and to execute other charge domain operations without affecting the information charge on the (switched off) feedback capacitors. This last feature is necessary to introduce the multiple AZ concept. With this signal acquisition method, on regular times within the overall integration time frame the feedback capacitors are switched off from the CTIA amplifier. At that moment a new AZ operation is executed and then the feedback capacitor is again connected to the CTIA to continue the integration cycle. The effect of this multiple AZ scheme is that in effect it will average the noise voltage of the successive AZ’s. This is because despite all means used to minimise noise, there will always remain a small amount of it in the stored auto-zero correction voltage so that successive readings of the same small infrared diode current will result in possibly relatively large errors in the successive integrated output voltage values.
CLAIMS

1. A device comprising a capacitive feedback transimpedance operational amplifier (11), comprising a main operational amplifier (107), having a first input (121), a second input (122) and an output (125), and an integrating capacitor (106) connected between said second input and said output, and a first switch (105) connected in parallel to said integrating capacitor (106), said device further comprising an auto-zero operational amplifier (110) having a third input (123) and a fourth input (124), whereby to said third input (123) and said first input (121) signals at virtual ground potential are applied, characterised in that said fourth input (124) is connected to said output (125) by a circuit (15) comprising two offset error capacitors (112, 114), a second switch (111) and a third switch (113).

2. The device as in claim 1, characterised in that said offset error capacitors (112, 114) have a terminal connected to said virtual ground potential.

3. The device as in claim 1 or 2, characterised in that said auto-zero operational amplifier (110) comprises resistor connected MOS transistors (508, 509).

4. The device as in claim 1, characterised in that said second switch (111) and said third switch (113) each comprise four transistors.

5. The device as in claim 1, characterised in that said integrating capacitor (106) comprises a plurality of capacitors in parallel, whereby in each parallel branch an isolating switch is provided on either side of the capacitor in said branch.

6. The device as in claim 1, characterised in that said output (125) is further connected to a sample&hold circuit.
7. A read-out circuit for infrared detection, comprising a plurality of devices as in any of the previous claims.
Prior art

Fig. 1
Fig. 7
INTERNATIONAL SEARCH REPORT

A. CLASSIFICATION OF SUBJECT MATTER
IPC 7 H04N5/33 H03F3/45

According to international Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED
Minimum documentation searched (classification system followed by classification symbols)
IPC 7 H04N H03F

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)
EPO-Internal, WPI Data, INSPEC

C. DOCUMENTS CONSIDERED TO BE RELEVANT

<table>
<thead>
<tr>
<th>Category</th>
<th>Citation of document, with indication, where appropriate, of the relevant passages</th>
<th>Relevant to claim No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>US 6 087 879 A (TAKAHASHI TOSHIRO ET AL) 11 July 2000 (2000-07-11)</td>
<td>1,2</td>
</tr>
<tr>
<td>A</td>
<td>column 1, line 11 -column 2, line 62 column 3, line 14 - line 58 column 4, line 7 -column 6, line 64</td>
<td>6</td>
</tr>
<tr>
<td>A</td>
<td>EP 0 389 969 A (HUGHES AIRCRAFT CO) 3 October 1990 (1990-10-03) page 2, line 16 -page 5, line 12</td>
<td>1,7</td>
</tr>
<tr>
<td>A</td>
<td>US 4 978 872 A (HEWITT MARY J ET AL) 18 December 1990 (1990-12-18)</td>
<td></td>
</tr>
</tbody>
</table>

Date of the actual completion of the international search
19 February 2004

Date of mailing of the international search report
26/02/2004

Name and mailing address of the ISA
European Patent Office, P.B. 5818 Patentlaan 2 NL-2280 HV RIJKWIJK Tel. (+31-70) 340-0060, Tx. 31 651 epo nl Fax. (+31-70) 340-3016

Authorized officer
Wentzel, J

* Special categories of cited documents:

*A* document defining the general state of the art which is not considered to be of particular relevance

*E* earlier document but published on or after the international filing date

*L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

*O* document referring to an oral disclosure, use, exhibition or other means

*P* document published prior to the international filing date but later than the priority date claimed

*Y* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

*X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

*Y* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

*E* document member of the same patent family
<table>
<thead>
<tr>
<th>Patent document cited in search report</th>
<th>Publication date</th>
<th>Patent family member(s)</th>
<th>Publication date</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>US 6232819 B1</td>
<td>15-05-2001</td>
</tr>
<tr>
<td></td>
<td></td>
<td>DE 69023527 D1</td>
<td>21-12-1995</td>
</tr>
<tr>
<td></td>
<td></td>
<td>DE 69023527 T2</td>
<td>18-07-1996</td>
</tr>
<tr>
<td></td>
<td></td>
<td>EP 0389969 A2</td>
<td>03-10-1990</td>
</tr>
<tr>
<td></td>
<td></td>
<td>IL 93531 A</td>
<td>10-06-1993</td>
</tr>
<tr>
<td></td>
<td></td>
<td>JP 1843797 C</td>
<td>12-05-1994</td>
</tr>
<tr>
<td></td>
<td></td>
<td>JP 3021175 A</td>
<td>29-01-1991</td>
</tr>
<tr>
<td></td>
<td></td>
<td>JP 5050189 B</td>
<td>28-07-1993</td>
</tr>
</tbody>
</table>