

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
12 September 2008 (12.09.2008)

PCT

(10) International Publication Number
WO 2008/109240 A1

- (51) International Patent Classification:
H01L 21/3065 (2006.01)
- (21) International Application Number:
PCT/US2008/054027
- (22) International Filing Date:
14 February 2008 (14.02.2008)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:
60/893,074 5 March 2007 (05.03.2007) US
60/893,069 5 March 2007 (05.03.2007) US
11/758,584 5 June 2007 (05.06.2007) US
- (71) Applicant (for all designated States except US): LAM RESEARCH CORPORATION [US/US]; 4650 Cushing Parkway, Fremont, CA 94538 (US).
- (72) Inventors; and
- (75) Inventors/Applicants (for US only): SEXTON, Gregory, S. [US/US]; 40929 Cascado Pl., Fremont, CA 94539 (US). BAILEY, Andrew, D. [US/US]; 5167 Northway Road, Pleasanton, CA 94566 (US). KUTHI, Andras [US/US]; 717 Pamela Wood Street, Thousand Oaks, CA 91320 (US). KIM, Yunsang [KR/US]; 17280 Clara Street, Monte Sereno, CA 95030 (US).

- (74) Agent: CHENG, Lie-Yea; Martine Penilla & Gencarella, LLP, 710 Lakeway Drive, Suite 200, Sunnyvale, CA 94085 (US).
- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, SV, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.
- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MT, NL, NO, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:
— with international search report

(54) Title: EDGE ELECTRODES WITH DIELECTRIC COVERS




FIG. 1A

(57) Abstract: The embodiments provide apparatus and methods for removal of etch byproducts, dielectric films and metal films near the substrate bevel edge, and chamber interior to avoid the accumulation of polymer byproduct and deposited films and to improve process yield. In an exemplary embodiment, a plasma processing chamber configured to clean a bevel edge of a substrate is provided. The plasma processing chamber includes a substrate support configured to receive the substrate. The plasma processing chamber also includes a bottom edge electrode surrounding the substrate support. The bottom edge electrode and the substrate support are electrically isolated from one another by a bottom dielectric ring. A surface of the bottom edge electrode facing the substrate is covered by a bottom thin dielectric layer. The plasma processing chamber further includes a top edge electrode surrounding a top insulator plate opposing the substrate support. The top edge electrode is electrically grounded. A surface of the top edge electrode facing the substrate is covered by a top thin dielectric layer. The top edge electrode and the bottom edge electrode oppose one another and are configured to generate a cleaning plasma to clean the bevel edge of the substrate.

WO 2008/109240 A1

EDGE ELECTRODES WITH DIELECTRIC COVERS

By Inventors:

Gregory S. Sexton, Andrew D. Bailey III, Andras Kuthi, and Yunsang Kim

BACKGROUND

[1] The present invention relates in general to substrate manufacturing technologies and in particular to apparatus and methods for the removal etch byproducts from a bevel edge of a substrate.

[2] In the processing of a substrate, e.g., a semiconductor substrate (or wafer) or a glass panel such as one used in flat panel display manufacturing, plasma is often employed. During substrate processing, the substrate (or wafer) is divided into a plurality of dies of square or rectangular shapes. Each of the plurality of dies will become an integrated circuit. The substrate is then processed in a series of steps in which materials are selectively removed (or etched) and deposited. Control of the transistor gate critical dimension (CD) on the order of a few nanometers is a top priority, as each nanometer deviation from the target gate length may translate directly into the operational speed and/or operability of these devices.

[3] Typically, a substrate is coated with a thin film of hardened emulsion (such as a photoresist mask) prior to etching. Areas of the hardened emulsion are then selectively removed, causing parts of the underlying layer to become exposed. The substrate is then placed on a substrate support structure in a plasma processing chamber. An appropriate set of plasma gases is then introduced into the chamber and a plasma is generated to etch exposed areas of the substrate.

[4] During an etch process, etch byproducts, for example polymers composed of Carbon (C), Oxygen (O), Nitrogen (N), Fluorine (F), etc., are often formed on the top and the bottom surfaces near a substrate edge (or bevel edge). Etch plasma density is normally lower near the edge of the substrate, which results in accumulation of polymer byproducts on the top and on the bottom surfaces of the substrate bevel edge. Typically, there are no dies present near the edge of the substrate, for example between about 5 mm to about 15 mm from the

substrate edge. However, as successive byproduct polymer layers are deposited on the top and bottom surfaces of the bevel edge as a result of several different etch processes, organic bonds that are normally strong and adhesive will eventually weaken during subsequent processing steps. The polymer layers formed near the top and bottom surfaces of a substrate edge would then peel or flake off, often onto another substrate during substrate transport. For example, substrates are commonly moved in sets between plasma processing systems via substantially clean containers, often called cassettes. As a higher positioned substrate is repositioned in the container, byproduct particles (or flakes) may fall on a lower substrate where dies are present, potentially affecting device yield.

[5] Dielectric films, such as SiN and SiO₂, and metal films, such as Al and Cu, can also be deposited on the bevel edge (including the top and bottom surfaces) and do not get removed during etching processes. These films can also accumulate and flake off during subsequent processing steps, thereby impacting device yield. In addition, the interior of the process chamber, such as chamber walls, can also accumulate etch byproduct polymers, which needs to be removed periodically to avoid byproducts accumulation and chamber particle issues.

[6] In view of the foregoing, there is a need for apparatus and methods that provide improved mechanisms of removal of etch byproducts, dielectric films and metal films near the substrate bevel edge, and chamber interior to avoid accumulation of polymer byproducts and deposited films and to improve process yield.

SUMMARY

[7] Broadly speaking, the disclosed embodiments fill the need by providing improved mechanisms of removal of etch byproducts, dielectric films and metal films near the substrate bevel edge, and chamber interior to avoid the accumulation of polymer byproduct and deposited films and to improve process yield. It should be appreciated that the present invention can be implemented in numerous ways, including as a process, an apparatus, or a system. Several inventive embodiments of the present invention are described below.

[8] In one embodiment, a plasma processing chamber configured to clean a bevel edge of a substrate is provided. The plasma processing chamber includes a substrate support configured to receive the substrate. The plasma processing chamber also includes a bottom edge electrode surrounding the substrate support. The bottom edge electrode and the

substrate support are electrically isolated from one another by a bottom dielectric ring. A surface of the bottom edge electrode facing the substrate is covered by a bottom thin dielectric layer. The plasma processing chamber further includes a top edge electrode surrounding a top insulator plate opposing the substrate support. The top edge electrode is electrically grounded. A surface of the top edge electrode facing the substrate is covered by a top thin dielectric layer. The top edge electrode and the bottom edge electrode oppose one another and are configured to generate a cleaning plasma to clean the bevel edge of the substrate.

[9] In another embodiment, a method of cleaning a bevel edge of a substrate in a processing chamber is provided. The method includes placing a substrate on a substrate support in the processing chamber, and flowing a cleaning gas into the processing chamber. The method also includes generating a cleaning plasma near the bevel edge of the substrate to clean the bevel edge by powering a bottom edge electrode with a RF power source and by grounding a top edge electrode. The bottom edge electrode surrounds the substrate support. The bottom edge electrode and the bottom electrode are electrically isolated from one another by a bottom dielectric ring. A surface of the bottom edge electrode facing the substrate is covered by a bottom thin dielectric layer. The top edge electrode surrounds an insulator plate, which opposes the substrate support. A surface of the top edge electrode facing the substrate is covered by a top thin dielectric layer.

[10] In yet another embodiment, a method of cleaning a chamber interior of a processing chamber is provided. The method includes removing a substrate from the processing chamber, and flowing a cleaning gas into the processing chamber. The method also includes generating a cleaning plasma in the processing chamber to clean the chamber interior by powering a bottom edge electrode with a RF power source and by grounding a top edge electrode. The bottom edge electrode surrounds the substrate support. The bottom edge electrode and the bottom electrode are electrically isolated from one another by a bottom dielectric ring. A surface of the bottom edge electrode facing the substrate is covered by a bottom thin dielectric layer. The top edge electrode surrounding an insulator plate which opposes the substrate support. A surface of the top edge electrode facing the substrate is covered by a top thin dielectric layer.

[11] Other aspects and advantages of the invention will become apparent from the following detailed description, taken in conjunction with the accompanying drawings, illustrating by way of example the principles of the invention.

BRIEF DESCRIPTION OF THE DRAWINGS

[12] The present invention will be readily understood by the following detailed description in conjunction with the accompanying drawings, and like reference numerals designate like structural elements.

[13] Figure 1A shows a schematic diagram of a substrate etching system with a pair of top and bottom edge electrodes, in accordance with one embodiment of the present invention.

[14] Figure 1B shows an enlarged region B of Figure 1A, in accordance with one embodiment of the present invention.

[15] Figure 1C shows an enlarged region A of Figure 1A, in accordance with one embodiment of the present invention.

[16] Figure 1C-1 shows an enlarged region A of Figure 1A, in accordance with another embodiment of the present invention.

[17] Figure 1D shows an enlarged region C of Figure 1A, in accordance with one embodiment of the present invention.

[18] Figure 1D-1 shows an enlarged region C of Figure 1A, in accordance with another embodiment of the present invention.

[19] Figure 1E shows the bevel edge cleaning plasma generated by RF powered bottom electrode and grounded top edge electrode, in accordance with one embodiment of the present invention.

[20] Figure 1F shows the bevel edge cleaning plasma generated by RF powered bottom electrode and grounded top edge electrode, in accordance with another embodiment of the present invention.

[21] Figure 2A shows a process flow of generating a bevel edge cleaning plasma, in accordance with one embodiment of the present invention.

[22] Figure 2B shows a process flow of generating a chamber interior cleaning plasma, in accordance with one embodiment of the present invention.

DETAILED DESCRIPTION OF THE EXEMPLARY EMBODIMENTS

[23] Several exemplary embodiments for improved structures and mechanisms to remove etch byproducts, dielectric films and metal films near the substrate bevel edge, and chamber interior, to avoid polymer byproduct and film accumulation and to improve process yield are provided. It will be apparent to those skilled in the art that the present invention may be practiced without some or all of the specific details set forth herein.

[24] Figure 1A shows a cleaning chamber 100 for cleaning substrate bevel edge, in accordance with one embodiment of the present invention. Cleaning chamber 100 has a substrate support 140 with a substrate 150 on top. In one embodiment, the substrate support 140 is an electrode. Under such circumstance, the substrate support 140 can also be called a bottom electrode. In another embodiment, the substrate support 140 is an electrostatic chuck. Opposing the substrate support 140 is an insulator plate 163. The insulator plate 163 can also be called a top insulator plate 163. In one embodiment, there is a gas feed 161 coupled to the center of the insulator plate 163 to provide process gas. Alternatively, process gas can also be supplied to the edge of substrate 150 through other configurations. The substrate support 140 is either made of an insulating material or being coupled to a resistor 152 with high resistance value, if the substrate support 140 is made of a conductive material. In one embodiment, the resistance of the resistor is greater than 1 Mohm. The substrate support 140 is kept to having a high resistivity to prevent drawing RF power from the RF power source coupled to one of the edge electrodes. The substrate 150 has a bevel edge 117 that includes a top and a bottom surface of the edge of the substrate, as shown in region B of Figure 1A and enlarged region B in Figure 1B. In Figure 1B, bevel edge 117 is highlighted as a bold solid line and curve.

[25] Surrounding the edge of substrate support 140, there is a bottom edge electrode 120, which can be made of conductive materials, such as aluminum (Al), anodized aluminum, silicon (Si), and silicon carbide (SiC). The surface of the bottom edge electrode 120 is covered by a thin dielectric layer 126. In one embodiment, the thickness of the thin dielectric layer 126 is between about 0.01 mm and about 1 mm. In another embodiment, the thickness is between about 0.05 mm and about 0.1 mm. The thin dielectric layer 126 can be applied or

formed in a number of ways, and one way can be through a deposition process. Alternatively, the thin dielectric layer 126 can be formed separately from the bottom edge electrode 120 and be mounted on the bottom edge electrode 120.

[26] To perform the deposition process, the bottom edge electrode 120 is placed into a chamber where oxide growing chemicals are flown in to promote the formation of the thin dielectric layer 126. In one embodiment, dielectric material of the thin dielectric layer 126 is a type of silicon dioxide. The thin dielectric layer 126 can also be defined by other types of materials, including without limitation yttrium oxide (Y_2O_3), alumina (Al_2O_3), silicon carbide (SiC). In one embodiment, the thin dielectric layer 126 is provided to reduce contamination in the process chamber. For example, if the bottom electrode 120 is made of aluminum (Al), aluminum would form compounds such as aluminum fluoride (AlF_3) with plasmarized radicals, such as fluorine radicals, in the cleaning plasma. The fluorine radicals would corrode the electrode. When aluminum fluoride grows to a certain size, it would flake off the electrode and create particles in the processing chamber. Therefore, it is desirable to have a cover for the bottom electrode 120. The cover material should be stable (or inert) in the cleaning plasma. The thin dielectric cover 126 would reduce particle problems for the processing chamber and increase device yield.

[27] Between the substrate support 140 and the bottom edge electrode 120, there is a bottom dielectric ring 121 electrically separating the substrate support 140 and the bottom edge electrode 120. In one embodiment, substrate 150 is not in contact with the bottom edge electrode 120. Beyond the bottom edge electrode 120, there is another bottom insulating ring 125, which extends the surface of the bottom edge electrode 120 facing substrate 150. The bottom dielectric ring 121 and the bottom insulating ring 125 can be made of insulating materials, such as a ceramic or alumina (Al_2O_3). The bottom edge electrode 120 is electrically and physically coupled to a lower focus ring 124. In one embodiment, the lower focus ring 124 is electrically coupled to the RF power supply 123 for the substrate support 140. The lower focus ring 124 is electrically and physically separated from the substrate support 140 by an isolation ring 122. In one embodiment, the isolation ring 122 is made of a dielectric material, such as ceramic or alumina. The bottom edge electrode 120 is RF powered through the lower focus ring 124 by an RF power source 123. The substrate support 140 is coupled to a moving mechanism 130 that enables the bottom electrode assembly to

move up or down. In this example, the bottom electrode assembly includes the substrate support 140, the bottom edge electrode 120, the bottom dielectric ring 121, the bottom insulating ring 125, and the isolation ring 122.

[28] Surrounding the insulator plate 163 is a top edge electrode 110, opposing the lower edge electrode 120. The top edge electrode 110 can be made of conductive materials, such as aluminum (Al), anodized aluminum, silicon (Si), and silicon carbide (SiC). In one embodiment, between the top edge electrode 110 and the insulator plate 163 is a top dielectric ring 111. Beyond the top edge electrode 110, there is top insulating ring 115, which extends the surface of the top edge electrode 110 facing substrate 150. The top edge electrode 110 is electrically and physically coupled to a top electrode 160, which is grounded. In addition, the chamber walls 170 are grounded. The top electrode 160, the top edge electrode 110, the top dielectric ring 111, the top insulating ring 115, and the isolation ring 112, and the insulator plate 163 form a top electrode assembly. In another embodiment, the top electrode 160 is RF powered and the bottom edge electrode 120 is electrically grounded.

[29] Based on the same reasons noted above for the thin dielectric layer 126, the surface of the top edge electrode 110 is also covered by a thin dielectric layer 116. In one embodiment, the thickness of the thin dielectric layer 116 is in about the same range as the thin dielectric layer 126 noted above. The thin dielectric layer 116 is disposed over the top edge electrode 110. The deposition and formation processes, and materials noted with respect to thin dielectric layer 126 also apply to thin dielectric layer 116.

[30] Figure 1C shows an encircled region A of Figure 1A, which shows the top edge electrode 110 with the thin dielectric covering layer 116, in accordance with one embodiment of the present invention. Alternatively, the surface of the thin dielectric covering layer 116' is flush with the surface of the top dielectric ring 111 and the surface of the top insulating ring 115, as shown in Figure 1C-1. Figure 1D shows an encircled region C of Figure 1A, which shows the bottom edge electrode 120 with the thin dielectric layer covering layer 126, in accordance with one embodiment of the present invention. Alternatively, the surface of the thin bottom dielectric covering layer 126' is flush with the surface of the bottom dielectric ring 121 and the surface of the bottom insulating ring 125, as shown in Figure 1D-1. During bevel edge cleaning, the top edge electrode 110 is grounded through the top

electrode 160. The bottom edge electrode 120 is powered by the RF source 123. In one embodiment, the RF power is between about 2 MHz to about 60 MHz.

[31] As described above, the thin dielectric layer 126 over bottom edge electrode 120 and the thin dielectric layer 116 over the top edge electrode 110 protect the bottom edge electrode 120 and the top edge electrode 110 from being corroded and reduce particle counts in the processing chamber. The thicknesses of the thin dielectric layers 126, 116 should be kept low enough that the bottom edge electrode 120 and top edge electrode 110 can still function as electrodes. As described above, the thicknesses for thin dielectric layers 126 and 116 are between about 0.01 mm and about 1 mm. In another embodiment, thicknesses for thin dielectric layers 126 and 116 are between about 0.05 mm and about 0.1 mm. The thin dielectric layer 126 can be applied or formed in a number of ways, and one way can be through a deposition process. Other methods include spraying the thin dielectric layer over the edge electrodes. Alternatively, the thin dielectric layer 126 can be formed separately from the bottom edge electrode 120 and be mounted on the bottom edge electrode 120, in accordance with one embodiment of the present invention.

[32] The space between the substrate 150 and the insulating plate 160 is kept small, such as less than 1.0 mm, so that no plasma would generate between on the substrate surface that is beneath the insulating plate 160. The top insulating ring 115 and bottom insulating ring 125 also help confine the plasma generated be confined near the bevel edge.

[33] The space between the substrate 150 and the insulating plate 163 is kept very small, such as less than 1.0 mm, so that no plasma would generate between on the substrate surface that is beneath the insulating plate 160. A plasma can be generated near the edge of the substrate 150 to clean the bevel edge, with the grounded bottom edge electrode 120 and the grounded top edge electrode 110 providing returning electrical paths, as shown in Figure 1E.

[34] A plasma can be generated near the edge of the substrate 150 to clean the bevel edge, with the grounded top edge electrode 110 providing returning electrical paths, as shown in Figure 1E, in accordance with one embodiment of the present invention. Other arrangement of power supply and grounding can also be used. For example, the top edge electrode 110 is RF powered, by coupling a RF power supply to the top electrode 160, and the bottom edge electrode 120 is electrically grounded, by grounding the lower focus ring 124, as shown in Figure 1E in accordance with one embodiment of the present invention. The key point is

both the top edge electrode and the bottom edge electrode are each covered by a thin dielectric layer to protect the surfaces of the edge electrodes.

[35] During a substrate bevel edge cleaning process, the RF power source 123 supplies RF power at a frequency between about 2 MHz to about 60 MHz and a power between about 100 watts to about 2000 watts to generate a cleaning plasma. The cleaning plasma is configured to be confined by the top dielectric ring 111, top edge electrode 110, the top insulating ring 115, the bottom dielectric ring 121, the bottom edge electrode 120, and the bottom insulating ring 125. The cleaning gas(es) is supplied through the gas feed 161 near the center of the insulator plate 163. Alternatively, the cleaning gas(es) can also be supplied through gas feed(s) disposed in other parts of the process chamber 100.

[36] To clean etch byproduct polymers, cleaning gases can include an oxygen-containing gas, such as O_2 . Some amount, such as $< 10\%$, of a fluorine-containing gas, such as CF_4 , SF_6 , or C_2F_6 , can also be added to clean the polymer in one embodiment. It should be appreciated that nitrogen-containing gas, such as N_2 , can also be included in the gas mixture. The nitrogen-containing gas assists dissociation of the oxygen-containing gas. An inert gas, such as Ar or He, can also be added to dilute the gas and/or to maintain the plasma. To clean a dielectric film(s), such as SiN or SiO_2 , at the bevel edge 117, a fluorine-containing gas, such as CF_4 , SF_6 , or a combination of both gases, can be used. An inert gas, such as Ar or He, can also be used to dilute the fluorine-containing gas and/or to maintain the cleaning plasma. To clean a metal film(s), such as Al or Cu, at the bevel edge 117, a chlorine-containing gas, such as Cl_2 , or BCl_3 , or a combination of both gases, can be used. An inert gas, such as Ar or He, can also be used to dilute the chlorine-containing gas and/or to maintain the plasma to clean the metal film(s).

[37] In one embodiment, the space (or distance) between the top edge electrode 110 and the bottom edge electrode 120, D_{EE} , is relatively small compared to the distance to nearest ground (D_W) of the bottom edge electrode 120 or top edge electrode 110. In one embodiment, the space D_{EE} is between about 0.5 cm to about 2.5 cm. In one embodiment, the ratio of D_W/D_{EE} is greater than about 4:1, which ensures plasma confinement. In one embodiment, D_W is the distance from the bottom edge electrode 120 to the near grounded chamber wall 170. The chamber pressure is kept between about 100 mTorr to about 2 Torr during the bevel edge cleaning process. In one embodiment, the spacing between the

insulator plate 163 and substrate 150, D_s , is less than about 1.0 mm to ensure no plasma is formed between the top electrode 160 and the substrate 150 during the bevel edge cleaning process. In another embodiment, D_s is less than 0.4 mm.

[38] The plasma generated in Figures 1E is a capacitively coupled cleaning plasma. Alternatively, the bottom edge electrode 120 can be replaced with an inductive coil buried in a dielectric material. The plasma generated to clean the bevel edge can be an inductively coupled plasma (generated by the bottom edge electrode 120). Inductively coupled plasma generally has a higher density than capacitively coupled plasma and can efficiently clean the bevel edge.

[39] The plasma generated near the substrate edge and between the top edge electrode 110 and the bottom edge electrode 120 cleans the substrate bevel edge of the substrate. The cleaning helps reduce the build-up of polymer at the substrate bevel edge, which reduces or eliminates the possibility of particle defects impacting device yield. Making the entire bottom edge electrode and the top edge electrode with materials inert to the cleaning plasma could be very costly. In contrast, using a thin dielectric layer is a lot more cost effective. As described above, the thin dielectric layer can be mounted on the bottom edge electrode and the top edge electrode. If a different cleaning chemistry is used and the original thin dielectric layer is no longer inert to the new cleaning chemistry, the thin covers placed on the edge electrodes can be easily replaced with covers made of materials that are inert to the new chemistry. This saves the money and time needed to remake the entire bottom edge electrode and the top edge electrode. In addition, after a period of usage, the surfaces of the bottom edge electrode and the top edge electrode can be cleaned or sanded. New layers (or coating) of dielectric layers can be put on the edge electrodes. The edge electrodes can be kept unaffected with extended processing time.

[40] Figure 2A shows an embodiment of a process flow 200 for cleaning the bevel edge of the substrate. The process starts at step 201 by placing a substrate on a substrate support in a processing chamber. The process is followed by flowing a cleaning gas(es) through a gas feed into the processing chamber at step 202. At step 203, a cleaning plasma is then generated near the bevel edge of the substrate by powering a bottom edge electrode using a RF power source and by grounding a top edge electrode. The substrate support is either made of a dielectric material or being coupled to a resistor 152 with high resistance value to

prevent drawing RF power from the bottom edge electrode to the substrate support. A different process flow can be used, where the bottom edge electrode is electrically grounded and the top edge electrode is powered by an RF power source, in accordance with another embodiment of the present invention. A cleaning plasma to clean bevel edge can also be generated in this configuration.

[41] The configuration shown in Figure 1A can also be used generate plasma to clean the chamber interior. During the chamber interior cleaning, the substrate 150 is removed from the process chamber 100. Therefore, the process can also be called waferless autoclean (WAC). In one embodiment, the pressure in the process chamber is kept below 500 mTorr. The lower chamber pressure allows the cleaning plasma to diffuse through out the chamber interior. For waferless autoclean (or called chamber interior clean), the distance requirement between the insulator plate 163 and substrate 150, D_S , to be less than about 1.0 mm, is no longer needed. Similarly, the space requirement between the top edge electrode 110 and the bottom edge electrode 120, D_{EE} , of between about 0.5 cm to about 2.5 cm is also not needed. Chamber interior leaning plasma does not need to be confined between the top edge electrode 110 and bottom edge electrode 120 or between the top insulating ring 115 and bottom insulating ring 125. The cleaning plasma needs to diffuse through out the chamber interior to clean thoroughly.

[42] As described above, to clean the bevel edge, the frequency of RF power used is between about 2 MHz to about 60 MHz, or a mixture of frequencies. To clean the chamber interior, the frequency of RF power is between about 2 MHz to about 60 MHz, or a mixture of frequencies. The plasma used to clean chamber interior normally has a higher plasma density than the plasma used to clean bevel edge; therefore, the RF power used to clean chamber interior has higher frequency(ies) than the RF power used to clean bevel edge. In one embodiment, the RF source 123 is a dual frequency power generator.

[43] Different chemistries can be applied to perform WAC, depending on the residues accumulated in the chamber interior. The accumulated residue can be photoresist, dielectric materials, such as oxide and nitride, or conductive materials, such as tantalum, tantalum nitride, aluminum, silicon, or copper. The materials mentioned here are only examples. The inventive concept can also be applied to other applicable dielectric materials or conductive materials.

[44] Figure 2B shows an embodiment of a process flow 250 for cleaning the bevel edge of the substrate. The process starts at an optional step 251 by removing a substrate from a processing chamber, assuming there is a substrate in the processing chamber. If there is not substrate (or wafer) in the processing chamber, a chamber interior clean (or WAC) can still be initiated. Under this circumstance, step 251 is not needed. The process is followed by flowing a cleaning gas(es) through a gas feed into the processing chamber at step 252. At step 253, a cleaning plasma is then generated inside the processing chamber by powering the bottom edge electrode using a RF power source, and grounding a top edge electrode. If the substrate support 140 is made of a conductive material, the substrate support 140 can be coupled to a resistor 152 with high resistance value, such as greater than about 1 Mohm, to prevent drawing RF power to the substrate support 140. Alternatively, the substrate support 140 can be grounded.

[45] A different process flow can be used, where the bottom edge electrode is electrically grounded and the top edge electrode is powered by an RF power source, in accordance with another embodiment of the present invention. A cleaning plasma to clean chamber interior can also be generated in this configuration.

[46] The improved apparatus and methods for cleaning of bevel edge, and chamber interior reduce undesirable build-up of etch by-products and deposited films on the substrate or chamber interior and enhance the device yields. Due to the thin dielectric covers that are made of material(s) inert to the etching chemistry, corrosion of bottom edge electrode and to edge electrode is prevented or reduced. With the thin dielectric layers covering the top edge electrode and bottom edge electrode, particle counts in the processing chamber are reduced.

[47] Although the foregoing invention has been described in some detail for purposes of clarity of understanding, it will be apparent that certain changes and modifications may be practiced within the scope of the appended claims. Accordingly, the present embodiments are to be considered as illustrative and not restrictive, and the invention is not to be limited to the details given herein, but may be modified within the scope and equivalents of the appended claims.

*What is claimed is:*Claims

1. A plasma processing chamber configured to clean a bevel edge of a substrate, comprising:
 - a substrate support configured to receive the substrate;
 - a bottom edge electrode surrounding the substrate support, the bottom edge electrode and the substrate support being electrically isolated from one another by a bottom dielectric ring, a surface of the bottom edge electrode facing the substrate being covered by a bottom thin dielectric layer; and
 - a top edge electrode surrounding a top insulator plate opposing the substrate support, the top edge electrode being electrically grounded, a surface of the top edge electrode facing the substrate being covered by a top thin dielectric layer, the top edge electrode and the bottom edge electrode opposing one another and being configured to generate a cleaning plasma to clean the bevel edge of the substrate.
2. The plasma processing chamber of claim 1, wherein the thickness of the top thin dielectric layer and the bottom thin dielectric layer both are between about 0.01 mm to about 1 mm.
3. The plasma processing chamber of claim 1, wherein the bottom edge electrode is coupled to an RF power supply and the top edge electrode is electrically grounded.
4. The plasma processing chamber of claim 1, wherein the top edge electrode is coupled to an RF power supply and the bottom edge electrode is electrically grounded.
5. The plasma processing chamber of claim 3, wherein a frequency of a RF power provided by the RF power supply is between about 2 MHz and about 60 MHz.
6. The plasma processing chamber of claim 1, further comprising:

a top insulating ring surrounding and being coupled to the top edge electrode, wherein a surface of the top insulating ring that faces the substrate aligns with the surface of the top edge electrode that faces the substrate; and

a bottom insulating ring surrounding and coupled to the bottom edge electrode, wherein a surface of the bottom insulating ring that faces the top insulating ring aligns with the surface of the bottom edge electrode that opposes the top edge electrode, wherein the top insulating ring and the bottom insulating ring confine the cleaning plasma generated by the top edge electrode and the bottom edge electrode.

7. The plasma processing chamber of claim 1, wherein the bottom thin dielectric layer and the top thin dielectric layer are made of a material inert to the cleaning plasma to prevent corrosion of the top edge electrode and the bottom edge electrode and to reduce particle counts in the processing chamber.

8. The plasma processing chamber of claim 7, wherein the material is selected from the group consisting of yttrium oxide (Y_2O_3), alumina (Al_2O_3), silicon carbide (SiC).

9. The plasma processing chamber of claim 1, wherein ratio of a distance between the bottom edge electrode or top edge electrode to a nearest ground to a distance between the top edge electrode and the bottom edge electrode is greater than about 4:1.

10. The plasma processing chamber of claim 1, wherein the substrate support is made of a conductive material and is coupled to a resistor with a resistance greater than about 1 Mohm.

11. The plasma processing chamber of claim 1, wherein the distance between the insulator plate and the a of the substrate facing the insulator plate is less than about 1 mm.

12. The plasma processing chamber of claim 1, wherein the distance between the top edge electrode and the bottom edge electrode is between about 0.5 cm to about 2.5 cm.

13. A method of cleaning a bevel edge of a substrate in an processing chamber, comprising:

placing a substrate on a substrate support in the processing chamber;
flowing a cleaning gas into the processing chamber; and
generating a cleaning plasma near the bevel edge of the substrate to clean the bevel edge by powering a bottom edge electrode with a RF power source and by grounding a top edge electrode, wherein

the bottom edge electrode surrounds the substrate support, the bottom edge electrode and the bottom electrode being electrically isolated from one another by a bottom dielectric ring, a surface of the bottom edge electrode facing the substrate being covered by a bottom thin dielectric layer, the top edge electrode surrounding an insulator plate which opposes the substrate support, a surface of the top edge electrode facing the substrate being covered by a top thin dielectric layer.

14. The method of claim 13, wherein the bottom thin dielectric layer and the top thin dielectric layer are made of a material inert to the cleaning plasma to prevent corrosion of the top edge electrode and the bottom edge electrode and to reduce particle counts in the processing chamber.

15. The method of claim 14, wherein the material is selected from the group consisting of yttrium oxide (Y_2O_3), alumina (Al_2O_3), silicon carbide (SiC).

16. The method of claim 13, wherein the substrate support is configured to having a high resistivity to prevent drawing RF power from the RF power source coupled to the bottom edge electrode.

17. The method of claim 13, wherein a distance between a surface of the substrate and the insulator plate opposing the substrate support is less than 1 mm to prevent plasma being formed on a front surface away from the edge of the substrate.

18. The method of claim 13, wherein the cleaning gas comprises either an oxygen-containing or a fluorine-containing gas.

19. The method of claim 13, further comprising:

keeping a distance between the top edge electrode and the bottom edge electrode is between about 0.5 cm to about 2.5 cm.

20. The method of claim 13, wherein ratio of a distance between the bottom edge electrode or top edge electrode to a nearest ground to a distance between the top edge electrode and the bottom edge electrode is greater than about 4:1 to confine the cleaning plasma to be near the bevel edge.

21. A method of cleaning a chamber interior of an processing chamber, comprising:

removing a substrate from the processing chamber;

flowing a cleaning gas into the processing chamber; and

generating a cleaning plasma in the processing chamber to clean the chamber interior by powering a bottom edge electrode with a RF power source and by grounding a top edge electrode, wherein

the bottom edge electrode surrounds the substrate support, the bottom edge electrode and the bottom electrode being electrically isolated from one another by a bottom dielectric ring, a surface of the bottom edge electrode facing the substrate being covered by a bottom thin dielectric layer, the top edge electrode surrounding an insulator plate which opposes the substrate support, a surface of the top edge electrode facing the substrate being covered by a top thin dielectric layer.

22. The method of claim 21, wherein the bottom thin dielectric layer and the top thin dielectric layer are made of a material inert to the cleaning plasma to prevent corrosion of the top edge electrode and the bottom edge electrode and to reduce particle counts in the processing chamber.

23. The method of claim 22, wherein the material is selected from the group consisting of yttrium oxide (Y_2O_3), alumina (Al_2O_3), silicon carbide (SiC).




FIG. 1A




FIG. 1B

FIG. 1C

FIG. 1C-1

FIG. 1D

FIG. 1D-1

3/4




FIG. 2A

4/4




FIG. 2B

INTERNATIONAL SEARCH REPORT

International application No.
PCT/US2008/054027

A. CLASSIFICATION OF SUBJECT MATTER		
<i>H01L 21/3065(2006.01)i</i>		
According to International Patent Classification (IPC) or to both national classification and IPC		
B. FIELDS SEARCHED		
Minimum documentation searched (classification system followed by classification symbols) IPC 8 C23F 1/00, H01L 21/306, 21/3065		
Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched KOREAN UTILITY MODELS AND APPLICATIONS FOR UTILITY MODELS SINCE 1975 JAPANESE UTILITY MODELS AND APPLICATIONS FOR UTILITY MODELS SINCE 1975		
Electronic data base consulted during the international search (name of data base and, where practicable, search terms used) eKIPASS(KIPO internal) & keyword : BEVEL, EDGE ELECTRODE and DIELECTRIC		
C. DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 2006/0086461 A1 (NEC ELECTRONICS CORPORATION) 27 April 2006 See Paragraph [0048] ~ [0052]; and Fig. 3	1-23
A	US 2005/0178505 A1 (CI SCIENCE, INC.) 18 August 2005 See Paragraph [0038] ~ [0050]; claim 1; and Figs. 1, 2	1-23
A	KR 10-2007-0001493 A (HYNIX SEMICONDUCTOR INC.) 04 January 2007 See the abstract; claim 1; and Fig. 2	1-23
A	JP 2001-44147 A (MITSUBISHI MATERIALS SILICON CORPORATION) 16 February 2001 See the abstract; claim 1; and Fig. 3	1-23
<input type="checkbox"/> Further documents are listed in the continuation of Box C. <input checked="" type="checkbox"/> See patent family annex.		
<p>* Special categories of cited documents:</p> <p>"A" document defining the general state of the art which is not considered to be of particular relevance</p> <p>"E" earlier application or patent but published on or after the international filing date</p> <p>"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of citation or other special reason (as specified)</p> <p>"O" document referring to an oral disclosure, use, exhibition or other means</p> <p>"P" document published prior to the international filing date but later than the priority date claimed</p> <p>"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention</p> <p>"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone</p> <p>"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art</p> <p>"&" document member of the same patent family</p>		
Date of the actual completion of the international search 25 JUNE 2008 (25.06.2008)		Date of mailing of the international search report 26 JUNE 2008 (26.06.2008)
Name and mailing address of the ISA/KR  Korean Intellectual Property Office Government Complex-Daejeon, 139 Seonsa-ro, Seo-gu, Daejeon 302-701, Republic of Korea Facsimile No. 82-42-472-7140		Authorized officer KIM, Kap Byung Telephone No. 82-42-481-8498 

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2008/054027

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 2006-0086461 A1	27.04.2006	JP 2006-120875 A KR 10-2006-0049097 A	11.05.2006 18.05.2006
US 2005-0178505 A1	18.08.2005	AU 2002-253689 A1 JP 2005-519469 A TW 230415 B TW 230415 A KR 10-2003-0072520 A WO 2003-075333 A1	16.09.2003 30.06.2005 01.04.2005 01.04.2005 15.09.2003 12.09.2003
KR 10-2007-0001493 A	04.01.2007	None	
JP 2001-044147 A	16.02.2001	None	