



(51) International Patent Classification:

H01L 21/822 (2006.01) *H01L 27/04* (2006.01)
G06K 19/07 (2006.01) *H01L 29/861* (2006.01)
G06K 19/077 (2006.01) *H04B 5/02* (2006.01)

(21) International Application Number:

PCT/JP2009/066853

(22) International Filing Date:

18 September 2009 (18.09.2009)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

2008-267427 16 October 2008 (16.10.2008) JP

(71) Applicant (for all designated States except US): **SEMI-CONDUCTOR ENERGY LABORATORY CO., LTD.**
 [JP/JP]; 398, Hase, Atsugi-shi, Kanagawa, 2430036 (JP).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **TADOKORO, Asami** [JP/JP]; c/o SEMICONDUCTOR ENERGY LABORATORY CO., LTD., 398, Hase, Atsugi-shi, Kanagawa, 2430036 (JP). **FUJITA, Masashi**.

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PE, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

— with international search report (Art. 21(3))

(54) Title: SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF

FIG. 1A




FIG. 1B




FIG. 1C





FIG. 1D



(57) Abstract: A structure capable of changing the characteristic value of an element after the formation of the element in order to prevent the increase of the manufacturing cost and delay in the delivery of a product. A plurality of diodes is connected in series. Then, a part of the plurality of diodes is short-circuited by a wiring. In specific, a diode and a wiring are connected in parallel, whereby a current flows preferentially into the wiring, so that the diode can be regarded as nonexistent. Then, the wiring is cut at a part of the wiring, thereby having the diode which is connected to the wiring in parallel before the cutting functioning.

DESCRIPTION

SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF

TECHNICAL FIELD

[0001]

The technical field of the present invention relates to a semiconductor device, a manufacturing method of a semiconductor device, a circuit, a manufacturing method of a circuit, a diode, a manufacturing method of a diode, an antenna, a manufacturing method of an antenna, or the like.

BACKGROUND ART

[0002]

For the realization of ubiquitous computing, development of semiconductor devices which perform wireless communication via an antenna (also called RFID tags, wireless tags, IC chips, wireless chips, noncontact signal processing equipment, or semiconductor integrated circuit chips) has been advanced (for example, Patent Document 1).

[0003]

(Patent Document 1)

Japanese Published Patent Application No. 2007-5778

DISCLOSURE OF INVENTION

[0004]

Generally, characteristic values of an element used in semiconductor devices, which are mostly determined by the parameter determined in designing, cannot be changed after the formation of the element.

[0005]

However, in the manufactured semiconductor devices, there are some cases where a circuit does not operate in accordance with the parameter determined in designing.

[0006]

In that case, it is necessary to change its design and manufacture a semiconductor device again, resulting in increase of the manufacturing cost and delay in the delivery of a product.

[0007]

The present invention described herein has an object to provide a structure capable of changing the characteristic value of an element after the formation of the element in order to prevent the increase of the manufacturing cost and delay in the delivery of a product.

[0008]

As the element with the characteristic value which is capable of being changed, described in this specification, there are the following two kinds of elements: an element using a diode and an element using an antenna.

[0009]

In order to solve the above-described problem, in accordance with the present invention, a plurality of diodes is connected in series.

[0010]

Then, a part of the plurality of diodes is short-circuited by a wiring. In specific, a diode and a wiring are connected in parallel.

[0011]

The short-circuiting of a plurality of diodes has the diode short-circuited by the wiring nonfunctioning.

[0012]

The diode and the wiring are connected in parallel, whereby a current flows preferentially into the wiring, so that the diode can be regarded as nonexistent.

[0013]

Then, if the threshold voltage or the current value of the element using a plurality of diodes is not a predetermined value, the wiring is cut at a part of the wiring, thereby having the diode which is connected to the wiring in parallel before the cutting functioning, so that the threshold voltage or the current value of the element using a plurality of diode can be adjusted.

[0014]

As examples of the case where the threshold voltage or the current value of the

element using a plurality of diode is not a predetermined value, there are the following cases: the case where current leakage occurs in a diode which is not short-circuited by the wiring; the case where the threshold voltage or the current value of each and individual diode which is not short-circuited by the wiring is not a threshold voltage or a current value which is assumed at the time of design; and the like.

[0015]

When the diode which is not short-circuited by the wiring is referred to as a primary diode, the diode which is short-circuited by the wiring is referred to as a secondary diode, the primary diode is referred to as a first unit, and a structure including the wiring and the secondary diode is referred to as a second unit, a plurality of first units and a plurality of second units are connected in series.

[0016]

In this specification, the adjective, a “plurality of” is synonymous with the noun, “group”. (For example, a “plurality of diodes” is synonymous with a “diode group”, and a “plurality of small loops” is synonymous with a “small-loop group”.)

[0017]

Alternatively a switching element can be disposed instead of the wiring in order to adjust the threshold voltage or the current value.

[0018]

However, that case is disadvantage in design because the formation of the switching element and a controller for the switching element deprives the area for disposition of another circuit.

[0019]

Moreover, in the method using the switching element, it is necessary that voltage keep being applied using a controller on a gate terminal of the switching element during the period in which a part of a plurality of diodes is short-circuited, which increases power consumption.

[0020]

Therefore, considering the power consumption and design convenience, it can be said that it is more preferable to use the structure using a wiring.

[0021]

The structure using a switching element is, on the other hand, preferable in that

the threshold voltage or the current value can be adjusted any number of times.

[0022]

That is, either method has some drawback and advantage and is preferably used as appropriate depending on the need.

[0023]

As examples of the method for cutting in the structure using a wiring, various kinds of methods such as laser cutting, cutting using scissors, cutting using a cutter, and cutting using a needle can be applied.

[0024]

However, the usage of the scissors, the cutter, the needle, or the like may cause break of a circuit or an interlayer insulating film which is disposed around the wiring that is to be cut, due to stress at the time of the cutting.

[0025]

Further, when the cutting using scissors, a cutter, a needle, or the like is performed after the sealing, the sealing is broken.

[0026]

Therefore, laser cutting is more preferable in that cutting can be performed without causing stress breakdown or sealing breaking.

[0027]

In particular, laser cutting is preferable in a semiconductor device using a thin film.

[0028]

This is because laser cutting enables the cutting of only the wiring selectively even in the case where the wiring is covered with an interlayer insulating film, a sealing material, or the like.

[0029]

Note that a material for forming an interlayer insulating film, such as polyimide, a material for sealing, such as prepreg or epoxy, or the like can be cut by a YAG laser having a wavelength of 355 nm, but cannot be cut by a YAG laser having a wavelength of 1064 nm, a YAG laser having a wavelength of 532 nm, a YLF laser having a wavelength of 1047 nm, or the like.

[0030]

Therefore, in order to selectively cut only the wiring without breaking the interlayer insulating film and the sealing, it is preferable to use a YAG laser having a wavelength of 1064 nm, a YAG laser having a wavelength of 532 nm, an YLF laser having a wavelength of 1047 nm, or the like. In the case where it does not matter if the interlayer insulating film and/or the sealing are/is broken, any kind of laser can be used.

[0031]

As the diode, any kind of diode such as a diode-connected transistor, a PIN diode, a PN diode, or a Schottky diode can be used.

[0032]

In order to form the diode at the same time as the formation of a transistor, a resistor, or a capacitor, which is another circuit element, the diode-connected transistor, the PIN diode, the PN diode, or the like is preferable.

[0033]

Further, it is preferable that the width of a diode which is connected to the wiring in parallel (the diode is referred to as a secondary diode), in the direction which is vertical to the direction current flows be smaller than the width of a diode which is not connected to the wiring in parallel (the diode is referred to as a primary diode), in the direction which is vertical to the direction current flows.

[0034]

Decrease of the width of the secondary diode, in the direction which is vertical to the direction current flows reduces the area of the secondary diode, which contributes to sophistication of a semiconductor device.

[0035]

Furthermore, the decrease of the width of the secondary diode, in the direction which is vertical to the direction current flows reduces the amount of current which flows into the secondary diode, so that the amount of correction of the threshold voltage by cutting the wiring and having the secondary diode functioning is small.

[0036]

The small amount of correction of the threshold voltage enables voltage adjustment with respect to the threshold voltage or the current value to be finely performed.

[0037]

Note that the width of a diode, in the direction which is vertical to the direction current flows is, in the case of a diode including a transistor for example, the channel width of the transistor.

[0038]

Further, with respect to the reduction of the area, it is acceptable that the width of the primary diode, in the direction which is vertical to the direction current flows be smaller than the width of the secondary diode, in the direction which is vertical to the direction current flows.

[0039]

That is, the diodes are designed such that the width of the primary diode, in the direction which is vertical to the direction current flows be different from the width of the secondary diode, in the direction which is vertical to the direction current flows.

[0040]

The application range of the present invention includes not only a diode but also an antenna.

[0041]

In the case of an antenna, the antenna length can be increased, so that the inductance can be increased (in the case of an element in which antennas are connected in series, the above "antenna length" is described as the element length).

[0042]

The antenna length means the shortest distance from an input terminal of the antenna to an output terminal of the antenna within the antenna.

[0043]

The inductance is, when the current of an antenna (or an element including an antenna) changes, a ratio of electromotive force which occurs in the antenna (or the element including an antenna), divided by the rate of current change.

[0044]

According to the above structure, a semiconductor device capable of changing the characteristic value (threshold voltage, current value, inductance, or the like) can be provided.

[0045]

For example, in accordance with the present invention, the following can be provided.

[0046]

In accordance with the present invention, a semiconductor device including an element in which a part of a serially-connected diode group is connected in parallel to a wiring can be provided.

[0047]

In accordance with the present invention, a semiconductor device including an element in which a first diode group and a second diode group are connected in series can be provided wherein each diode in the second diode group is connected to a wiring in parallel and the width of the diode in the second diode group, in the direction which is vertical to the direction current flows is smaller than the width of each diode in the first diode group, in the direction which is vertical to the direction current flows.

[0048]

In accordance with the present invention, a manufacturing method of a semiconductor device including an element in which a part of a serially-connected diode group is connected in parallel to a wiring can be provided wherein the threshold voltage or the current value of the element is adjusted by cutting the wiring.

[0049]

In accordance with the present invention, a manufacturing method of a semiconductor device including an element in which a first diode group and a second diode group are connected in series wherein each diode in the second diode group is connected to a wiring in parallel and the width of the diode in the second diode group, in the direction which is vertical to the direction current flows is smaller than the width of each diode in the first diode group, in the direction which is vertical to the direction current flows can be provided wherein the threshold voltage or the current value of the element is adjusted by cutting the wiring.

[0050]

Further, it is preferable that the diode and the wiring are each formed using a thin film and the cutting is performed by laser cutting.

[0051]

In accordance with the present invention, a semiconductor device in which a

part of a serially-connected antenna group is connected in parallel to a wiring can be provided.

[0052]

In accordance with the present invention, a semiconductor device including an antenna having a large loop and a small-loop group which is connected to the large loop can be provided.

[0053]

In accordance with the present invention, a manufacturing method of a semiconductor device including an element in which a part of a serially-connected antenna group is connected in parallel to a wiring can be provided wherein the inductance of the element is adjusted by cutting the wiring.

[0054]

In accordance with the present invention, a manufacturing method of a semiconductor device including an antenna having a large loop and a small-loop group which is connected to the large loop can be provided wherein the inductance of the antenna is adjusted by cutting the large loop.

[0055]

A plurality of elements is connected in series and a part thereof is connected to a wiring in parallel, so that a structure capable of changing a characteristic value of the element after the formation of the element can be provided.

[0056]

In order to change the characteristic value of the element after the formation of the element, the wiring is cut by laser cutting or the like.

[0057]

Particularly in a semiconductor device using a thin film, it is preferable to use laser cutting that enables cutting even after, for example, the formation of an interlayer insulating film or after the sealing.

[0058]

In the case where a diode is used, the width of a secondary diode, in the direction which is vertical to the direction current flows is smaller than the width of a primary diode, in the direction which is vertical to the direction current flows, thereby contributing to sophistication of a semiconductor device and finely adjusting the

threshold voltage or the current value.

[0059]

The serially-connected structure described above can be applied not only to a diode but also to an antenna or another element.

BRIEF DESCRIPTION OF DRAWINGS

[0060]

FIGS. 1A to 1D each illustrate an example of a serially-connected diode group.

FIGS. 2A to 2D each illustrate an example of a serially-connected diode group.

FIG. 3 is a graph showing an example of characteristics of a serially-connected diode group.

FIG. 4 is an example of a top view of a serially-connected diode group.

FIG. 5 is an example of a bottom view of a serially-connected diode group.

FIG. 6 is an example of a top view of a serially-connected diode group.

FIG. 7 is an example of a top view of a serially-connected diode group.

FIG. 8 is an example of a bottom view of a serially-connected diode group.

FIG. 9 is an example of a top view of a serially-connected diode group.

FIG. 10 is an example of a cross-sectional view showing a manufacturing method of a semiconductor device.

FIG. 11 is an example of a cross-sectional view showing a manufacturing method of a semiconductor device.

FIG. 12 is an example of a cross-sectional view showing a manufacturing method of a semiconductor device.

FIG. 13 is an example of a cross-sectional view showing a manufacturing method of a semiconductor device.

FIG. 14 is an example of a cross-sectional view showing a manufacturing method of a semiconductor device.

FIG. 15 is an example of a cross-sectional view showing a manufacturing method of a semiconductor device.

FIG. 16 is an example of a cross-sectional view showing a manufacturing method of a semiconductor device.

FIG. 17 is an example of a cross-sectional view showing a manufacturing

method of a semiconductor device.

FIG. 18 is an example of a cross-sectional view showing a manufacturing method of a semiconductor device.

FIG. 19 is an example of a cross-sectional view showing a manufacturing method of a semiconductor device.

FIGS. 20A to 20C each illustrate an example of an antenna.

FIGS. 21A and 21B each illustrate an example of an antenna.

FIGS. 22A and 22B each illustrate an example of an antenna.

FIG. 23 is an example of a cross-sectional view showing a manufacturing method of a semiconductor device.

FIG. 24 is an example of a cross-sectional view showing a manufacturing method of a semiconductor device.

FIG. 25 is an example of a cross-sectional view showing a manufacturing method of a semiconductor device.

FIG. 26 is an example of a cross-sectional view showing a manufacturing method of a semiconductor device.

FIG. 27 illustrates an example of a semiconductor device which performs wireless communication via an antenna.

FIGS. 28A to 28C each illustrate an example of a serially-connected diode group.

FIGS. 29A to 29C each illustrate an example of a serially-connected diode group.

BEST MODE FOR CARRYING OUT THE INVENTION

[0061]

Embodiments of the present invention will be described in detail using drawings.

[0062]

It is easily understood by those skilled in the art that the mode and detail of the present invention can be variously changed unless departing from the scope and spirit of the present invention.

[0063]

Therefore, the present invention is not interpreted as being limited to the description of the embodiments described below.

[0064]

In structures to be given below, the same portions or portions having similar functions are denoted by the same reference numerals throughout the drawings, and explanation thereof is not repeated.

[0065]

The embodiments below can be combined as appropriate to be implemented.

[Embodiment 1]

[0066]

In this embodiment, an element including a plurality of diodes will be described using FIGS. 1A to 1D, 2A to 2D, and FIG. 3.

[0067]

FIGS. 1A to 1D each illustrate a structure in which a plurality of diodes is connected in series and a part of the plurality of elements is connected to a wiring in parallel.

[0068]

In FIG. 1A, a diode is illustrated, and a diode-connected transistor, a PIN diode, a PN diode, a Schottky diode, or the like can be used as the diode.

[0069]

FIG. 1B illustrates the structure in which an n-channel transistor is diode-connected.

[0070]

FIG. 1C illustrates the structure in which a p-channel transistor is diode-connected.

[0071]

In FIG. 1D, a PIN diode is illustrated.

[0072]

Note that although eight diodes are connected in series in this embodiment, the number of diodes in the present invention is not limited to eight.

[0073]

In FIGS. 1A to 1D, diodes 11 to 18 are connected in series.

[0074]

Reference symbol IN denotes an input terminal of the element including a plurality of diodes and OUT denotes an output terminal of the element including a plurality of diodes.

[0075]

The input terminal IN is electrically connected to an input terminal of the diode 11.

[0076]

The output terminal OUT is electrically connected to an output terminal of the diode 18.

[0077]

Here, the diodes 11 to 14 are referred to as primary diodes and the diodes 15 to 18 are referred to as secondary diodes.

[0078]

In addition, the diodes 15 to 18, which are the secondary diodes, are connected to their respective wirings which are surrounded by dotted line portions 21 to 24, in parallel.

[0079]

The secondary diode and the wiring are connected in parallel, whereby a current flows preferentially into the wiring, so that the secondary diode does not function.

[0080]

To the contrary, as shown in FIGS. 2A to 2D, cutting of the wiring of the dotted line portion has the secondary diode functioning.

[0081]

For example, the wiring of the dotted line portion 21 is cut as shown in FIG. 2A, thereby having the diode 15 functioning, so that the number of diodes being functioned is five.

[0082]

Furthermore, the wiring of the dotted line portion 22 is cut as shown in FIG. 2B, thereby having the diode 16 functioning in addition to the diode 15, so that the number of diodes being functioned is six.

[0083]

Furthermore, the wiring of the dotted line portion 23 is cut as shown in FIG. 2C, thereby having the diode 17 functioning in addition to the diodes 15 and 16, so that the number of diodes being functioned is seven.

[0084]

Furthermore, the wiring of the dotted line portion 24 is cut as shown in FIG. 2D, thereby having the diode 18 functioning in addition to the diodes 15, 16, and 17, so that the number of diodes being functioned is eight.

[0085]

Although the cutting of the wiring is performed starting from the left in FIGS. 2A to 2D, the cutting is not necessarily performed in this order shown in FIGS. 2A to 2D because the cutting of the wiring has the secondary diode which has been connected to the same wiring in parallel until the cutting functioning.

[0086]

Here, as examples of the method for cutting the wiring, various kinds of methods such as laser cutting, cutting using scissors, cutting using a cutter, and cutting using a needle can be applied.

[0087]

However, the usage of scissors, a cutter, a needle, or the like may cause break of a circuit or an interlayer insulating film which is disposed around the wiring that is to be cut, due to stress at the time of the cutting.

[0088]

Further, when the cutting using scissors, a cutter, a needle, or the like is performed after the sealing, the sealing is broken.

[0089]

Therefore, laser cutting is more preferable in that cutting can be performed without causing stress breakdown or sealing breaking.

[0090]

In particular, laser cutting is preferable in a semiconductor device using a thin film.

[0091]

This is because laser cutting enables the cutting of only the wiring selectively,

even in the case where the wiring is covered with an interlayer insulating film, a sealing material, or the like.

[0092]

Note that a material for forming an interlayer insulating film, such as polyimide, a material for sealing, such as prepreg or epoxy, or the like can be cut by a YAG laser having a wavelength of 355 nm, but cannot be cut by a YAG laser having a wavelength of 1064 nm, a YAG laser having a wavelength of 532 nm, a YLF laser having a wavelength of 1047 nm, or the like.

[0093]

Therefore, in order to selectively cut only the wiring without breaking the interlayer insulating film, it is preferable to use a YAG laser having a wavelength of 1064 nm, a YAG laser having a wavelength of 532 nm, an YLF laser having a wavelength of 1047 nm, or the like. In the case where it does not matter if the interlayer insulating film is broken, any kind of laser can be used.

[0094]

In FIG. 3, the change of the threshold voltage of an element including a plurality of diodes in accordance with the increase of the number of diodes is shown.

[0095]

The horizontal axis in FIG. 3 indicates a voltage V and the vertical axis indicates a current I .

[0096]

In addition, reference symbols m , $m + 1$, $m + 2$, $m + 3$, and $m + 4$ (m is natural number) each indicate the number of diodes.

[0097]

In addition, reference symbols V_m , V_{m+1} , V_{m+2} , V_{m+3} , and V_{m+4} indicate their respective threshold voltages of the elements each including a plurality of diodes when the numbers of diodes are m , $m + 1$, $m + 2$, $m + 3$, and $m + 4$.

[0098]

From FIG. 3, it is found that the threshold voltage of the element including a plurality of diodes is increased as the number of diodes is increased.

[0099]

In this manner, the wiring is cut, thereby having the secondary diode functioning, so that the threshold voltage of the element including a plurality of diodes can be adjusted.

[0100]

Further, in the case where the primary diode is broken to cause current leakage, the element including a plurality of diodes can be repaired by having the secondary diode functioning.

[0101]

In particular, since the gate insulating film in a thin film transistor tends to be broken even by a low voltage, the repair process is important in the case of a diode using a thin film transistor.

[0102]

This embodiment can be combined with any other embodiment in this specification to be implemented.

[Embodiment 2]

[0103]

In this embodiment, top views and bottom views of elements each corresponding to FIGS. 1A to 1D, 2A to 2D, and FIG. 3, in which diodes each using an n-channel thin film transistor are connected in series will be described.

[0104]

FIGS. 4, 6, 7, and 9 are top views and FIGS. 5 and 8 are bottom views.

[0105]

Although any thin film transistor shown in FIGS. 4 to 9 is a top-gate type thin film transistor, a bottom-gate type thin film transistor can alternatively be used.

[0106]

Any acceptable switching element other than a thin film transistor can be used.

[0107]

The elements shown in FIGS. 4 to 9 each include semiconductor layers 350a to 350h, gate electrodes 550a to 550h, and wirings 850a to 850e.

[0108]

Further, dotted line portions 21 to 24 shown in FIGS. 6 and 9 correspond to their respective dotted line portions 21 to 24 shown in FIGS. 1A to 1D, 2A to 2D, and

FIG. 3.

[0109]

The portion which includes the semiconductor layers 350a to 350d, the gate electrodes 550a to 550d, and the wirings 850a to 850d corresponds to the primary diode portion in FIGS. 1A to 1D, 2A to 2D, and FIG. 3.

[0110]

Further, the portion which includes the semiconductor layers 350e to 350h, the gate electrodes 550e to 550h, and the wiring 850e corresponds to the secondary diode portion in FIGS. 1A to 1D, 2A to 2D, and FIG. 3.

[0111]

The gate electrode is disposed to overlap with the semiconductor layer with a gate insulating film interposed therebetween.

[0112]

Further, each of a source region and a drain region of the semiconductor layer is electrically connected to the wiring through a contact hole formed in an interlayer insulating film.

[0113]

Further, the gate electrode is electrically connected to the wiring.

[0114]

Here, the element shown in FIGS. 4 to 6 is formed such that respective channel widths (each channel width is the width in the direction which is vertical to the direction current flows) of the primary diode and the secondary diode are equal to each other.

[0115]

Here, the element shown in FIGS. 7 to 9 is formed such that respective channel widths (each channel width is the width in the direction which is vertical to the direction current flows) of the primary diode and the secondary diode are different from each other.

[0116]

In specific, the element shown in FIGS. 7 to 9 is formed such that a channel width 8002 of the secondary diode is smaller than a channel width 8001 of the primary diode.

[0117]

By forming the element shown in FIGS. 7 to 9 such that the channel width 8002 of the secondary diode is smaller than the channel width 8001 of the primary diode, the area of the secondary diode can be decreased, which contributes to sophistication of a semiconductor device.

[0118]

Furthermore, the decrease of the channel width of the secondary diode makes the amount of current which flows into the secondary diode small, so that the amount of correction of the threshold voltage or the current value by cutting the wiring and having the secondary diode functioning is small.

[0119]

The small amount of correction of the threshold voltage or the current value enables voltage adjustment with respect to the threshold voltage to be finely performed.

[0120]

Although an n-channel thin film transistor is used in this embodiment, the same or substantially the same effect as the effect in this embodiment can be obtained without being limited to the kind of a transistor, by designing the element shown in FIGS. 7 to 9 such that the width of the secondary diode, in the direction which is vertical to the direction current flows is smaller than that of the primary diode.

[0121]

That is, the width of a secondary diode, in the direction which is vertical to the direction current flows is smaller than the width of a primary diode, in the direction which is vertical to the direction current flows, thereby contributing to sophistication of a semiconductor device and finely adjusting the threshold voltage or the current value.

[0122]

This embodiment can be combined with any other embodiment in this specification to be implemented.

[Embodiment 3]

[0123]

In this embodiment, one example of a manufacturing method of a semiconductor device will be described.

[0124]

First, a base insulating film 200 is formed over a substrate 100, and

island-shaped semiconductor layers 301 to 305 are formed over the base insulating film 200 (FIG. 10).

[0125]

The island-shaped semiconductor layer 301 is a semiconductor layer used in an n-channel thin film transistor.

[0126]

The island-shaped semiconductor layer 302 is a semiconductor layer used in a p-channel thin film transistor.

[0127]

The island-shaped semiconductor layer 303 is a semiconductor layer used in a capacitor.

[0128]

The island-shaped semiconductor layer 304 is a semiconductor layer used in a PIN diode.

[0129]

The island-shaped semiconductor layer 305 is a semiconductor layer used in a resistor.

[0130]

Although the method in which five kinds of elements are manufactured at the same time is described as one example in this embodiment, one or some of the five kinds of elements may be manufactured (for example, only an n-channel thin film transistor, a p-channel thin film transistor, and a capacitor are manufactured).

[0131]

In the case where laser cutting is performed from the back-surface side of the substrate 100, it is necessary to recognize a laser cutting portion by eyes and to transmit laser light, and therefore, it is preferable to use a light-transmissive substrate as the substrate 100.

[0132]

In the case where laser cutting is performed from the front-surface side of the substrate 100, the substrate 100 does not necessarily have light-transmissive properties with respect to visible lights.

[0133]

As a light-transmissive substrate, a glass substrate, a quartz substrate, a plastic substrate, or the like can be used.

[0134]

As a substrate which does not have light-transmissive properties, a metal substrate or the like can be used.

[0135]

As the base insulating film 200, a silicon oxide film, a silicon nitride film, a silicon oxide film containing nitrogen, a silicon nitride film containing oxygen, or the like can be used.

[0136]

The base insulating film 200 is either a single layer or a stacked layer.

[0137]

The base insulating film 200 can be formed by a CVD method, a sputtering method, or the like.

[0138]

It is preferable that the thickness of the base insulating film 200 be 10 nm to 500 nm.

[0139]

The formation of the base insulating film 200 may be omitted.

[0140]

Like the material of the substrate 100, in the case where laser cutting is performed from the back-surface side of the substrate 100, it is necessary to recognize a laser cutting portion by eyes and to transmit laser light, and therefore, it is preferable to use a light-transmissive insulating film as the base insulating film 200.

[0141]

Note that a silicon oxide film, a silicon nitride film, a silicon oxide film containing nitrogen, a silicon nitride film containing oxygen, and the like are examples of the light-transmissive insulating film.

[0142]

As a material of each of the island-shaped semiconductor layers 301 to 305, silicon, silicon germanium, an oxide semiconductor, an organic semiconductor, or the like can be used.

[0143]

The crystal state of amorphous, microcrystalline, polycrystalline, single crystalline, or the like can be used for the island-shaped semiconductor layers 301 to 305.

[0144]

The island-shaped semiconductor layers 301 to 305 each can be formed by a CVD method, a sputtering method, a vapor deposition method, or the like.

[0145]

It is preferable that the thickness of each of the island-shaped semiconductor layers 301 to 305 be 10 nm to 1000 nm.

[0146]

When a wiring or a gate wiring is cut, a part of the island-shaped semiconductor layers 301 to 305, which overlaps with the cutting portion, may be cut to cause element breaking.

[0147]

Therefore, it is preferable that each of the island-shaped semiconductor layers 301 to 305 is disposed so as not to overlap with the cutting portion.

[0148]

Next, the gate insulating film 400 is formed over the island-shaped semiconductor layers 301 to 305, masks 111, 112, and 114 are formed over the gate insulating film 400, and an impurity containing an impurity element which imparts a conductivity type is added into the island-shaped semiconductor layers 303 and 305 with the masks 111, 112, and 114 (FIG. 11).

[0149]

After the addition of the impurity, the masks 111, 112, and 114 are removed.

[0150]

Note that the mask 111 is formed so as to overlap with the island-shaped semiconductor layer 301.

[0151]

The mask 112 is formed so as to overlap with the island-shaped semiconductor layer 302.

[0152]

The mask 114 is formed so as to overlap with the island-shaped semiconductor layer 304.

[0153]

As the gate insulating film 400, a silicon oxide film, a silicon nitride film, a silicon oxide film containing nitrogen, a silicon nitride film containing oxygen, or the like can be used.

[0154]

The gate insulating film 400 is either a single layer or a stacked layer.

[0155]

The gate insulating film 400 can be formed by a CVD method, a sputtering method, or the like.

[0156]

It is preferable that the thickness of the gate insulating film 400 be 10 nm to 200 nm.

[0157]

Like the material of the substrate 100, in the case where laser cutting is performed from the back-surface side of the substrate 100, it is necessary to recognize a laser cutting portion by eyes and to transmit laser light, and therefore, it is preferable to use a light-transmissive insulating film as the gate insulating film 400.

[0158]

Note that a silicon oxide film, a silicon nitride film, a silicon oxide film containing nitrogen, a silicon nitride film containing oxygen, and the like are examples of the light-transmissive insulating film.

[0159]

As the masks 111, 112, and 114, an organic material such as a photoresist can be used.

[0160]

Instead of the method using a photoresist, a method of forming a mask, in which an organic material such as polyimide or acrylic is applied by an ink-jet method, or the like may be used.

[0161]

As the impurity element which imparts a conductivity type to a semiconductor,

there are donor elements (N-type) and acceptor elements (P-type).

[0162]

As examples of the donor elements (N-type), there are phosphorus, arsenic, and the like.

[0163]

As examples of the acceptor elements (P-type), there are boron and the like.

[0164]

In the case where the addition is performed using an ion implantation method in which mass separation is performed, either a donor element or an acceptor element can be added by itself.

[0165]

In the case where the addition is performed using a thermal diffusion method, an ion doping method in which mass separation is not performed, or the like, phosphine (phosphorous), diborane (boron), or the like can be used.

[0166]

Note that the island-shaped semiconductor layer 303 is a part of a capacitor and the island-shaped semiconductor layer 304 is a part of a resistor, and therefore, the element which is added is either a donor element (N-type) or an acceptor element (P-type).

[0167]

With respect to the adjustment of the resistance value, the adjustment of the resistance value of a donor element is relatively easier than that of an acceptor element, and therefore, it is preferable to add the donor element.

[0168]

Next, gate electrodes 501 to 503 and a gate wiring are formed over the gate insulating film 400 (FIG. 12).

[0169]

Note that the gate electrode 501 is formed so as to overlap with the island-shaped semiconductor layer 301.

[0170]

The gate electrode 502 is formed so as to overlap with the island-shaped semiconductor layer 302.

[0171]

The gate electrode 503 is formed so as to overlap with the island-shaped semiconductor layer 303.

[0172]

As a material of each of the gate electrodes 501 to 503 and the gate wiring, tungsten, molybdenum, aluminum, titanium, silicon, or the like can be used.

[0173]

The gate electrodes 501 to 503 and the gate wiring are each either a single layer or a stacked layer.

[0174]

The gate electrodes 501 to 503 and the gate wiring can be each formed by a CVD method, a sputtering method, or the like.

[0175]

It is preferable that their respective thicknesses of the gate electrodes 501 to 503 and the gate wiring be 100 nm to 1000 nm.

[0176]

When a wiring is cut, a part of the gate electrodes 501 to 503 or the gate wiring, which overlaps with the cutting portion, may be cut to cause short-circuiting.

[0177]

Therefore, it is preferable that each of the gate electrodes 501 to 503 and the gate wiring is disposed so as not to overlap with the cutting portion.

[0178]

However, in the case where the wiring is cut, the wiring is disposed so as to overlap with the cutting portion.

[0179]

Next, masks 122 to 125 are formed, and a donor element (N-type) is added into regions 301a and 301b in the island-shaped semiconductor layer 301 by using the masks 122 to 125 and the gate electrode 501 as masks (FIG. 13).

[0180]

After the addition of the donor element (N-type), the masks 122 to 125 are removed.

[0181]

As the masks and the donor element (N-type), the aforementioned masks and donor element (N-type) can be used.

[0182]

Note that the mask 122 is formed so as to overlap with the island-shaped semiconductor layer 302.

[0183]

The mask 123 is formed so as to overlap with the island-shaped semiconductor layer 303.

[0184]

The mask 124 is formed so as to overlap with the island-shaped semiconductor layer 304.

[0185]

The mask 125 is formed so as to overlap with the island-shaped semiconductor layer 305.

[0186]

The regions 301a and 301b are positioned in the island-shaped semiconductor layer 301 so as not to overlap with the gate electrode 501.

[0187]

Next, masks 131, 133, 134, and 135 are formed, and an acceptor element (P-type) is added into regions 302a, 302b, and 304a by using the masks 131, 133, 134, and 135 and the gate electrode 502 as masks (FIG. 14).

[0188]

After the addition of the acceptor element (P-type), the masks 131, 133, 134, and 135 are removed.

[0189]

As the masks and the donor element (P-type), the aforementioned masks and donor element (P-type) can be used.

[0190]

Note that the mask 131 is formed so as to overlap with the island-shaped semiconductor layer 301.

[0191]

The mask 133 is formed so as to overlap with the island-shaped semiconductor

layer 303.

[0192]

The mask 134 is formed so as to overlap with the island-shaped semiconductor layer 304.

[0193]

The mask 135 is formed so as to overlap with the island-shaped semiconductor layer 305.

[0194]

The regions 302a and 302b are positioned in the island-shaped semiconductor layer 302 so as not to overlap with the gate electrode 502 and function as a source region and a drain region of a p-channel thin film transistor.

[0195]

The region 304a is positioned to form a p-type impurity region of a PIN diode.

[0196]

Next, an insulating film for forming a sidewall is provided to cover the gate electrodes 501 to 503 and the gate wiring, and the insulating film for forming a sidewall is etched back to form a sidewall on each side-wall of the gate electrodes 501 to 503 (FIG. 15).

[0197]

Sidewalls 601a and 601b are formed on the side-wall of the gate electrode 501.

[0198]

Sidewalls 602a and 602b are formed on the side-wall of the gate electrode 502.

[0199]

Sidewalls 603a and 603b are formed on the side-wall of the gate electrode 503.

[0200]

Further, the gate insulating film 400 is removed except in the positions which overlap with the gate electrodes, the gate wiring, and the sidewalls, so that gate insulating films 401 to 403 are formed.

[0201]

Note that the gate insulating film 401 is formed so as to overlap with the island-shaped semiconductor layer 301.

[0202]

The gate insulating film 402 is formed so as to overlap with the island-shaped semiconductor layer 302.

[0203]

The gate insulating film 403 is formed so as to overlap with the island-shaped semiconductor layer 303.

[0204]

The etching back of the insulating film for forming a sidewall may be performed using a condition by which the gate insulating film 400 is not removed.

[0205]

As the insulating film for forming a sidewall, a silicon oxide film, a silicon nitride film, a silicon oxide film containing nitrogen, a silicon nitride film containing oxygen, or the like can be used.

[0206]

The insulating film for forming a sidewall is either a single layer or a stacked layer.

[0207]

The insulating film for forming a sidewall can be formed by a CVD method, a sputtering method, or the like.

[0208]

The thickness of the insulating film for forming a sidewall is set to be larger than the height of each gate electrode.

[0209]

Next, masks 142, 144, and 145 are formed, and a donor element (N-type) is added into regions 301e, 301f, 304b, 303a, and 303b by using the masks 142, 144, and 145, the gate electrode 501, the sidewalls 601a and 601b, the gate electrode 503, and the sidewalls 603a and 603b as masks (FIG. 16).

[0210]

After the addition of the donor element (N-type), the masks 142, 144, and 145 are removed.

[0211]

As the masks and the donor element (N-type), the aforementioned masks and donor element (N-type) can be used.

[0212]

Note that the mask 142 is formed so as to overlap with the island-shaped semiconductor layer 302.

[0213]

The mask 144 is formed so as to overlap with the island-shaped semiconductor layer 304.

[0214]

The mask 145 is formed so as to overlap with the island-shaped semiconductor layer 305.

[0215]

Regions 301c and 301d are positioned to form LDD regions of an n-channel thin film transistor.

[0216]

The regions 301e and 301f are positioned to form a source and drain regions of the n-channel thin film transistor.

[0217]

The regions 303a and 303b are positioned to form contact regions of a capacitor.

[0218]

The region 304b is positioned to form an n-type impurity region of a PIN diode.

[0219]

Next, an interlayer insulating film 701 which covers the island-shaped semiconductor layers, the gate electrodes, and the sidewalls is formed, contact holes are formed in the interlayer insulating film 701, and wirings 801a to 801c, 802a to 802c, 803a and 803b, 804a and 804b, and 805a and 805b are formed on the interlayer insulating film 701 (FIGS. 17 and 18).

[0220]

FIG. 18 is a cross-sectional view at a different position from the position of FIGS. 10 to 17.

[0221]

Note that the wiring 801a is electrically connected to one of the source and

drain regions in the island-shaped semiconductor layer 301 through the contact hole.

[0222]

The wiring 801b is electrically connected to the other of the source and drain regions in the island-shaped semiconductor layer 301 through the contact hole.

[0223]

The wiring 801c is electrically connected to the gate electrode 501 through the contact hole.

[0224]

The wiring 802a is electrically connected to one of the source and drain regions in the island-shaped semiconductor layer 302 through the contact hole.

[0225]

The wiring 802b is electrically connected to the other of the source and drain regions in the island-shaped semiconductor layer 302 through the contact hole.

[0226]

The wiring 802c is electrically connected to the gate electrode 502 through the contact hole.

[0227]

The wiring 803a is electrically connected to the contact region in the island-shaped semiconductor layer through the contact hole.

[0228]

The wiring 803a is provided so as to connect the contact regions in the island-shaped semiconductor layer to each other, so that an element including the island-shaped semiconductor layer 303 functions not as a transistor but as a capacitor.

[0229]

The wiring 803b is electrically connected to the gate electrode 503 through the contact hole.

[0230]

The wiring 804a is electrically connected to the p-type impurity region in the island-shaped semiconductor layer 304 through the contact hole.

[0231]

The wiring 804b is electrically connected to the n-type impurity region in the island-shaped semiconductor layer 304 through the contact hole.

[0232]

The wirings 805a and 805b are electrically connected to the island-shaped semiconductor layer 305 through the contact holes.

[0233]

Here, an element including the island-shaped semiconductor layer 301 is an n-channel thin film transistor.

[0234]

An element including the island-shaped semiconductor layer 302 is a p-channel thin film transistor.

[0235]

An element including the island-shaped semiconductor layer 303 is a capacitor.

[0236]

An element including the island-shaped semiconductor layer 304 is a PIN diode.

[0237]

An element including the island-shaped semiconductor layer 305 is a resistor.

[0238]

As the interlayer insulating film 701, a silicon oxide film, a silicon nitride film, a silicon oxide film containing nitrogen, a silicon nitride film containing oxygen, polyimide, acrylic, siloxane polymer, or the like can be used.

[0239]

The interlayer insulating film 701 is either a single layer or a stacked layer.

[0240]

The interlayer insulating film 701 can be formed by a CVD method, a sputtering method, or the like.

[0241]

It is preferable that the thickness of the interlayer insulating film 701 be 200 nm to 5 μm .

[0242]

Like the material of the substrate 100, in the case where laser cutting is performed from the back-surface side of the substrate 100, it is necessary to recognize a laser cutting portion by eyes and to transmit laser light, and therefore, it is preferable to

use a light-transmissive insulating film as the interlayer insulating film 701.

[0243]

Note that a silicon oxide film, a silicon nitride film, a silicon oxide film containing nitrogen, a silicon nitride film containing oxygen, polyimide, acrylic, siloxane polymer, and the like are examples of the light-transmissive insulating film.

[0244]

The wirings can be formed using a metal such as aluminum, titanium, molybdenum, tungsten, gold, silver, or copper, or a transparent conductor such as ITO (indium tin oxide).

[0245]

Each of the wirings is either a single layer or a stacked layer.

[0246]

Each of the wirings can be formed by a CVD method, a sputtering method, or the like.

[0247]

It is preferable that the thickness of each of the wirings be 100 nm to 5000 nm.

[0248]

Note that a material for forming an interlayer insulating film, a material for sealing, or the like can be cut by a YAG laser having a wavelength of 355 nm, but cannot be cut by a YAG laser having a wavelength of 1064 nm, a YAG laser having a wavelength of 532 nm, a YLF laser having a wavelength of 1047 nm, or the like.

[0249]

Therefore, in order to selectively cut only the wiring without breaking the interlayer insulating film, it is preferable to use a YAG laser having a wavelength of 1064 nm, a YAG laser having a wavelength of 532 nm, an YLF laser having a wavelength of 1047 nm, or the like. In the case where it does not matter if the interlayer insulating film is broken, any kind of laser can be used.

[0250]

Further, in the case where irradiation with laser light is performed from the top-surface side of the wiring, it is important that any light-blocking film is not disposed so as to overlap with the wiring on the wiring.

[0251]

To the contrary, in the case where irradiation with laser light is performed from the bottom-surface side of the wiring, it is important that any light-blocking film is not disposed so as to overlap with the wiring under the wiring.

[0252]

That is, it is important that any light-blocking film is not disposed on the pathway for laser-light irradiation.

[0253]

Specifically, a light-reflective conductive film (metal film) of a gate material, an antenna material, or the like may be disposed so as not to overlap with the wiring and a light-transmissive insulating film may be used as the insulating film.

[0254]

The structure in which any light-blocking film is not disposed on the pathway for laser-light irradiation allows that the visibility of the laser cutting portion may be assured to enable accurate alignment and that laser cutting may be performed selectively only on the wiring.

[0255]

Next, an interlayer insulating film 702 is formed over wirings 800a and 800b formed over the interlayer insulating film 701, contact holes are formed in the interlayer insulating film 702, and an antenna 900 is formed over the interlayer insulating film 702 (FIG. 19).

[0256]

Note that the wirings 800a and 800b are formed at the same time as the wirings 801a to 801c, 802a to 802c, 803a and 803b, 804a and 804b, and 805a and 805b.

[0257]

FIG. 19 is a cross-sectional view at a different position from the positions of FIGS. 10 to 17 and FIG. 18.

[0258]

Note that one terminal of the antenna 900 is electrically connected to the wiring 800a through the contact hole.

[0259]

The other terminal of the antenna 900 is electrically connected to the wiring 800b through the contact hole.

[0260]

The interlayer insulating film 702 can be formed using a similar material to the material of the interlayer insulating film 701.

[0261]

The antenna 900 can be formed using aluminum, titanium, molybdenum, gold, silver, copper, or the like.

[0262]

The antenna 900 is either a single layer or a stacked layer.

[0263]

The antenna 900 can be formed by a CVD method, a sputtering method, or the like.

[0264]

It is preferable that the thickness of the antenna 900 be 1 μm to 10 μm .

[0265]

Then, a protective film is formed over the antenna and sealing and/or the like are/is performed, so that a semiconductor device which performs wireless communication via an antenna is completed.

[0266]

Although the semiconductor device which performs wireless communication via an antenna is described as an example in this embodiment, other semiconductor devices (for example, display devices and CPUs) can also be manufactured by using a similar method to this embodiment.

[0267]

This embodiment can be combined with any other embodiment in this specification to be implemented.

[Embodiment 4]

[0268]

Examples of the top-surface shape of an antenna will be described in this embodiment.

[0269]

FIGS. 20A to 20C are overhead views of the antenna 900 and the wirings 800a and 800b shown in FIG. 19.

[0270]

The antenna 900 shown in FIG. 20A includes a linear-shape portion.

[0271]

An antenna including a linear-shape portion, to which the system of receiving radio waves is easily applied, is suitable for communication with high-frequency wave (for example, at UHF).

[0272]

The antenna 900 shown in FIG. 20B includes a spiral-shape portion.

[0273]

An antenna including a spiral-shape portion, to which the system of receiving magnetic waves is easily applied, is suitable for communication with low-frequency wave (for example, at HF).

[0274]

The spiral shown in FIG. 20B is rectangular and has a plurality of roll numbers.

[0275]

The antenna 900 shown in FIG. 20C has a curved-line shape in which the number of rolls is one.

[0276]

Note that, like the antenna 900 shown in FIG. 20C, the spiral of FIG. 20B may have a curved-line shape and the number of rolls may be one.

[0277]

The antenna shapes described in this embodiment are examples.

[0278]

Any of the antenna shapes has drawback and advantage, and therefore, the antenna shape can be determined as appropriate.

[0279]

This embodiment can be combined with any other embodiment in this specification to be implemented.

[Embodiment 5]

[0280]

The adjustment of inductance of an antenna will be described in this embodiment.

[0281]

In this case, an antenna 900a and an antenna 900b are connected in series and the antenna 900b is connected to a wiring indicated by a dotted-line portion 8003 in parallel (FIG. 21A).

[0282]

For example, the method in which spiral-shaped antennas are connected in series as shown in FIG. 21B and a wiring 800c which is a second terminal is short-circuited at a portion indicated by a dotted-line portion 8003 can be employed.

[0283]

A wiring 800a which is a first terminal is electrically connected to the antenna 900a.

[0284]

What is important here is that the length of the dotted-line portion 8003 should be shorter than the length of the spiral shape of the antenna 900b.

[0285]

Since the length of the dotted-line portion 8003 is shorter than the length of the spiral shape of the antenna 900b, the resistance of the antenna 900b can be regarded as very high, so that a current flows preferentially into the dotted-line portion 8003.

[0286]

Specifically, when the length of the spiral shape of the antenna 900b is at least 100 times as much as the length of the dotted-line portion 8003, the resistance of the antenna 900b can be regarded as very high.

[0287]

Then, the dotted-line portion 8003 is cut to have the antenna 900b functioning, thereby increasing the length of the antenna, so that the inductance of the antenna can be increased.

[0288]

Further, another example is shown in FIGS. 22A and 22B.

[0289]

In FIG. 22A, respective antennas connected to dotted-line portions 8004a, 8004b, and 8004c in parallel are secondary antennas.

[0290]

Specifically, in a shape shown in FIG. 22B, the antenna length can be increased by cutting dotted-line portions 8004a, 8004b, and 8004c.

[0291]

The shape shown in FIG. 22B illustrates a structure in which a small-loop group 8006 is connected to one side of a large loop 8005.

[0292]

The small-loop group is provided for one side of the rectangular loop in FIG. 22B; however, in the case of a curved-line loop, a small-loop group may be provided for a line included in the curved-line loop.

[0293]

That is, a small-loop group which is connected to a large loop may be provided, and a part of the large loop is cut to open a small loop in the small-loop group.

[0294]

The inductance is adjusted by opening the small loop.

[0295]

Use application as an antenna is described in this embodiment.

[0296]

On the other hand, an antenna is one mode of a coil.

[0297]

Therefore, the shapes of an antenna described in this and the other embodiments in this specification each can be applied to any mode of coils.

[0298]

This embodiment can be combined with any other embodiment in this specification to be implemented.

[Embodiment 6]

[0299]

In this embodiment, an example of a method for manufacturing a flexible semiconductor device which is a deformed example of Embodiment 3 (FIGS. 10 to 19) will be described.

[0300]

A view is shown in which after the formation of the antenna 900, a protective film 703 is formed over the antenna (FIG. 23).

[0301]

The protective film 703 can be formed in a similar manner to the manners of the interlayer insulating films 701 and 702.

[0302]

FIG. 23 is different from FIGS. 10 to 19 in that a separation layer 150 is formed between the substrate 100 and the base insulating film 200.

[0303]

As the separation layer 150, a structure in which an insulating film is stacked on a metal film, a single-layer semiconductor film, a single-layer metal film, or the like can be used.

[0304]

In the structure in which an insulating film is stacked on a metal film, a tungsten film, a molybdenum film, a titanium film, a tantalum film, or the like can be used as the metal film.

[0305]

The metal film can be formed by a CVD method, a sputtering method, or the like.

[0306]

It is preferable that the thickness of the metal film be 100 nm to 1000 nm.

[0307]

Then, after the metal film is formed, a silicon target is sputtered with an argon gas containing oxygen, thereby forming an insulating film formed from silicon oxide.

[0308]

At this time, the surface of the metal film is oxidized by oxygen, which enables separation by mechanical force at a separation step later.

[0309]

Alternatively, a silicon target may be sputtered with argon gas containing nitrogen, thereby nitriding the surface of the metal film and forming an insulating film formed of a silicon nitride film.

[0310]

Further, before the formation of an insulating film, an oxygen plasma treatment or a nitrogen plasma treatment may be performed on the surface of the metal film to

form a separation layer.

[0311]

In the case of using a separation layer formed using silicon, separation can be performed by etching silicon by using halogen fluoride (for example, chlorine fluoride (ClF), chlorine trifluoride (ClF₃), bromine fluoride (BrF), bromine trifluoride (BrF₃), iodine fluoride (IF), or iodine trifluoride (IF₃)) in the later separation step.

[0312]

Halogen fluoride has an act of etching silicon, metal (for example, aluminum), or the like.

[0313]

Therefore, metal (for example, aluminum) may be used instead of silicon, as the separation layer, and halogen fluoride may be used as the etching material of the separation layer.

[0314]

Next, a sealing material in which a fibrous body 313 is impregnated with an organic resin 314 is bonded onto the protective film 703 by thermocompression (FIG. 24).

[0315]

As the organic resin 314, a thermosetting resin, a thermoplastic resin, or the like can be used.

[0316]

As examples of the thermosetting resin, there are an epoxy resin, an unsaturated polyester resin, a polyimide resin, a bismaleimide-triazine resin, a cyanate resin, and the like.

[0317]

As examples of the thermoplastic resin, there are a polyphenylene oxide resin, a polyetherimide resin, a fluorine resin, and the like.

[0318]

The thermosetting resin or the thermoplastic resin that enables thermocompression bonding is advantageous since the manufacturing process is simplified.

[0319]

The fibrous body 313 is a woven fabric or a nonwoven fabric.

[0320]

The woven fabric is a cloth made by weaving a plurality of fibers.

[0321]

The nonwoven fabric is a cloth made not by weaving a plurality of fibers but by, for example, fusing, bonding, or entwining them.

[0322]

As the fiber, the following can be used: a polyvinyl alcohol fiber, a polyester fiber, a polyamide fiber, a polyethylene fiber, an aramid fiber, a polyparaphenylene benzobisoxazole fiber, a glass fiber, a carbon fiber, or the like.

[0323]

As examples of the glass fiber, there are a glass fiber using E glass, a glass fiber using S glass, a glass fiber using D glass, a glass fiber using Q glass, and the like.

[0324]

Note that the fibrous body may be formed by using either only one kind of material among a plurality of materials of fibers or plural kinds of materials thereof.

[0325]

As the sealing material, an insulator such as an epoxy resin or an aramid resin may be used as well.

[0326]

The insulator impregnated with an organic resin is also called a prepreg.

[0327]

A prepreg is formed typically as follows: a fibrous body is impregnated with a varnish in which a matrix resin is diluted with an organic solvent, and then, drying is performed so that the organic solvent is volatilized and the matrix resin is semi-cured.

[0328]

Sealing with the use of a prepreg is preferable since a circuit can be protected against pressure and stress.

[0329]

Next, after the thermocompression bonding of the sealing material, mechanical force is applied (for example, by pulling or pushing), thereby performing a separation step of separating the substrate 100 (FIG. 25).

[0330]

In this case, because of the oxidized or nitrated surface of the metal film of the separation layer, the adhesiveness between the metal film and the insulating film is weak.

[0331]

Therefore, the substrate 100 is separated selectively by applying a mechanical force.

[0332]

Moisture may be injected from the side surface when the substrate 100 is selectively separated.

[0333]

When moisture is injected, moisture enters the separation interface, which results in electrical connection between the circuit side and the substrate side by the moisture.

[0334]

Static electricity is generated at the time of the separation; however, electrical connection obtained by moisture has great tendency to prevent the problem of electrostatic breakdown at the time of separation.

[0335]

Note that in order to improve the electrical conductivity of moisture, an aqueous solution such as salt water or carbonic water may be used. Carbonic water is preferable since a circuit is adversely affected by salt.

[0336]

In the case where a single-layer film is formed instead of the stacked-layer structure, as the separation layer, the separation layer formed from silicon is selectively etched by halogen fluoride, thereby selectively separating the substrate 100.

[0337]

The step of selectively separating at least the substrate 100 by using a separation layer in this manner is referred to as a separation step.

[0338]

A circuit after a substrate is selectively separated by the separation step is referred to as a separation circuit in this specification.

[0339]

The substrate is separated, so that only a circuit as thin as a skin remains; therefore, the circuit may also be referred to as a peel circuit.

[0340]

Note that the peel circuit may be formed by another method such as a method for manufacturing a peel circuit, in which a substrate is removed by an etchant, a method for manufacturing a peel circuit, in which a circuit is provided for a flexible substrate, or the like.

[0341]

Since the peel circuit which is very thin, the peel is very weak against pulling, pressure from the outside, and the like.

[0342]

To the contrary, the insulator in which a fibrous body is impregnated with an organic resin, which has the fibrous body, has the resistance against pulling and can disperse pressure from the outside.

[0343]

Therefore, by sandwiching the peel circuit including a thin film transistor by the insulator in which a fibrous body is impregnated with an organic resin, the peel circuit can be protected against pulling and pressure from the outside.

[0344]

Therefore, a sealing material in which a fibrous body 315 is impregnated with an organic resin 316 is bonded to the bottom surface of the base insulating film 200 by thermocompression (FIG. 26).

[0345]

The fibrous body 315 can be formed in a similar manner to the manner of the fibrous body 313.

[0346]

The organic resin 316 can be formed in a similar manner to the manner of the organic resin 314.

[0347]

Note that although the prepreg is used as the sealing material, an insulator including no fibrous body, such as an epoxy resin or an aramid resin may be used as

well.

[0348]

However, it is preferable to use a prepreg in the case of using a peel circuit because a flexible semiconductor device having the resistance against pulling and pressure from the outside can be used.

[0349]

The peel circuit is very fragile, and therefore, laser cutting is preferable as a cutting method.

[0350]

Scissors, a cutter, a needle, or the like cut other elements in addition to a wiring.

[0351]

Further, the cutting with the use of scissors, a cutter, a needle, or the like provides high possibility of breaking of the fragile peel circuit due to pressure or stress.

[0352]

In order to perform laser cutting even after sealing, it is preferable that the sealing material be a light-transmitting material.

[0353]

A prepreg, an aramid resin, or the like, which can be used as the sealing material, has the light-transmitting property.

[0354]

As for an epoxy resin, light-transmitting one and non-light-transmitting one are being commercially available, and therefore, it is preferable to use the light-transmitting one.

[0355]

This embodiment can be combined with any other embodiment in this specification to be implemented.

[Embodiment 7]

[0356]

In this embodiment, an example of a semiconductor device which performs wireless communication via an antenna will be described.

[0357]

The semiconductor device according to this embodiment includes an antenna 1001, a resonant capacitor 1002, a limiter circuit 1003, a switch 1004, a demodulating circuit 1005, a modulating circuit 1006, a rectifying circuit 1007, a voltage detecting circuit 1008, a constant voltage circuit 1009, and a logic circuit 1010 (FIG. 27).

[0358]

Reference symbol Vdd denotes a fixed power source potential or a high power source potential.

[0359]

Reference symbol Vss denotes a low power source potential or GND (ground, 0V).

[0360]

There is no limitation on the respective voltage levels of Vdd and Vss as long as the potential of Vdd is relatively higher than that of Vss.

[0361]

As the antenna 1001, by which electromagnetic waves are transmitted and received, any antenna described in another embodiment in this specification can be used.

[0362]

In particular, it is preferable to use an antenna in which the inductance can be adjusted.

[0363]

Note that one terminal of the antenna 1001 is electrically connected to the resonant capacitor 1002, the limiter circuit 1003, the switch 1004, the demodulating circuit 1005, the modulating circuit 1006, and the rectifying circuit 1007.

[0364]

The other terminal of the antenna 1001 is electrically connected to Vss.

[0365]

The resonant capacitor 1002 is provided to adjust the resonant frequency of electromagnetic waves which are received and/or transmitted.

[0366]

A capacitor may be used as the resonant capacitor 1002.

[0367]

Any capacitor can be used; for example, the capacitor described in Embodiment 3 can be used.

[0368]

One terminal of the resonant capacitor 1002 is electrically connected to the limiter circuit 1003, the switch 1004, the demodulating circuit 1005, the modulating circuit 1006, and the rectifying circuit 1007.

[0369]

The other terminal of the resonant capacitor 1002 is electrically connected to Vss.

[0370]

The limiter circuit 1003 is provided so that the demodulating circuit 1005, the modulating circuit 1006, the rectifying circuit 1007, or the like can be prevented from being broken by overcurrent which flows therein.

[0371]

Therefore, one terminal of the limiter circuit 1003 may be provided so as to be electrically connected between the one terminal of the antenna 1001 and respective input terminals of the demodulating circuit 1005, the modulating circuit 1006, and the rectifying circuit 1007.

[0372]

The other terminal of the limiter circuit 1003 is electrically connected to Vss so that overcurrent flows to Vss.

[0373]

As the limiter circuit 1003, for example, diodes which are connected in series can be used.

[0374]

As the diode, it is preferable to use a PIN diode, a PN diode, or the like that has high breaking strength against overcurrent.

[0375]

Further, as the limiter circuit 1003, it is preferable to use an element formed using a diode in which the threshold voltage can be adjusted.

[0376]

If the threshold voltage of the limiter circuit 1003 is lower than that assumed at

the time of design, not overcurrent but normal current is detected as overcurrent to flow to Vss.

[0377]

If the normal current flows to Vss, other circuit operation is stopped.

[0378]

Therefore, when the threshold voltage is lower than that assumed at the time of design, adjustment such that the threshold voltage will be increased is needed.

[0379]

The switch 1004 is provided in order to protect the other circuits by supplying a signal transmitted from the antenna to Vss in accordance with a signal from the voltage detecting circuit 1008.

[0380]

Therefore, one of a source and a drain of the switch 1004 is provided so as to be electrically connected between the one terminal of the antenna 1001 and the respective input terminals of the demodulating circuit 1005, the modulating circuit 1006, and the rectifying circuit 1007.

[0381]

The other of the source and the drain of the switch 1004 is electrically connected to Vss.

[0382]

Further, a gate of the switch 1004 is electrically connected to a connection portion between a transistor and a resistor in the voltage detecting circuit 1008.

[0383]

As the switch 1004, a transistor can be used.

[0384]

Note that although an n-channel transistor is used as the switch 1004 in FIG. 27, a p-channel transistor may be used as well.

[0385]

The demodulating circuit 1005 is a circuit which performs demodulation.

[0386]

The modulating circuit 1006 is a circuit which performs modulation.

[0387]

The rectifying circuit 1007 is a circuit which rectifies signals transmitted from the antenna.

[0388]

An input terminal of a diode in the rectifying circuit 1007 is electrically connected to the one terminal of the antenna.

[0389]

An output terminal of the diode in the rectifying circuit 1007 outputs Vdc and is electrically connected to Vss via a capacitor.

[0390]

By using an element including a diode in which the threshold voltage can be adjusted in the rectifying circuit 1007, the threshold voltage of the output of the rectifying circuit can be increased.

[0391]

By increasing the threshold voltage of the output of the rectifying circuit 1007, overcurrent can be prevented from flowing therethrough.

[0392]

However, when the threshold voltage of the output of the rectifying circuit 1007 is increased, communication distance of the semiconductor device is decreased.

[0393]

Therefore, it is more advantageous to adjust the threshold voltage of a diode included in the voltage detecting circuit 1008 for preventing overcurrent flowing therethrough.

[0394]

Accordingly, it is preferable that an element including a diode in which the threshold voltage can be adjusted is not used in the rectifying circuit 1007 and an element including a diode in which the threshold voltage can be adjusted is used in the voltage detecting circuit 1008.

[0395]

The voltage detecting circuit 1008 includes a first resistor, a second resistor, a p-channel transistor, and an element including a diode.

[0396]

The output Vdc of the rectifying circuit 1007 is electrically connected to one

terminal of the first resistor and one of a source and a drain of the p-channel transistor.

[0397]

The other terminal of the first resistor is electrically connected to a gate of the p-channel transistor and an input terminal of the element including a diode.

[0398]

The other of the source and the drain of the p-channel transistor is electrically connected to one terminal of the second resistor and the gate of the switch 1004.

[0399]

An output terminal of the element including a diode and the other terminal of the second resistor are electrically connected to Vss.

[0400]

In this structure, a voltage which is decreased to be lower than Vdc is applied to the input terminal of the element including a diode by the first resistor.

[0401]

Then, in the case where the voltage which is decreased to be lower than Vdc is lower than the threshold voltage of the element including a diode, no current flows through the element including a diode.

[0402]

When no current flows through the element including a diode, the p-channel transistor is not turned on.

[0403]

On the other hand, in the case where the voltage which is decreased to be lower than Vdc is higher than the threshold voltage of the element including a diode, current flows through the element including a diode.

[0404]

When current flows through the element including a diode, the p-channel transistor is turned on.

[0405]

When the p-channel transistor is turned on, the switch 1004 is turned on, resulting in flow of a signal from the antenna to Vss before the signal is input into the rectifying circuit.

[0406]

That is, the switch 1004 and the voltage detecting circuit 1008 are included in a limiter circuit which is different from the limiter circuit 1003.

[0407]

The first resistor is provided in order to provide a difference between the potentials of the gate of the p-channel transistor and the one of the source and the drain of the p-channel transistor.

[0408]

The second resistor is provided so as to apply a voltage to the gate of the switch 1004.

[0409]

In this embodiment, as the element including a diode, an element in which diode-connected n-channel transistors are connected in series as shown in FIG. 1B is used.

[0410]

The voltage detecting circuit 1008 is for detecting the output voltage of the rectifying circuit; therefore, a voltage which is applied to the voltage detecting circuit is lower than a voltage which is input into the limiter circuit 1003.

[0411]

Further, current after being rectified by the rectifying circuit 1007 flows into the logic circuit through the constant voltage circuit 1009, and therefore, it is preferable that the rectified current is controlled precisely.

[0412]

Therefore, it is preferable that a diode formed using a transistor in which the threshold voltage is easily controlled by design be used in the voltage detecting circuit 1008, rather than a PIN diode, a PN diode, or the like.

[0413]

That is, it is preferable that a large current flowing directly from the antenna is limited by a PIN diode used in the limiter circuit 1003 and a small current flowing from the rectifying circuit is controlled precisely by a diode formed using a transistor used in the voltage detecting circuit.

[0414]

Note that the above description does not limit the application of a PIN diode, a

PN diode, or the like; therefore, a PIN diode, a PN diode, or the like can also be applied in the voltage detecting circuit 1008.

[0415]

The constant voltage circuit 1009 is provided in order to convert V_{dc} into a predetermined voltage to supply to the logic circuit.

[0416]

The logic circuit 1010 is provided in order to supply a signal in response to a signal from the demodulating circuit.

[0417]

In this manner, it is very preferable to apply the present invention to a semiconductor device which performs wireless communication via an antenna.

[0418]

This embodiment can be combined with any other embodiment in this specification to be implemented.

[Embodiment 8]

[0419]

In the other embodiments described above, examples of the structure in which a unit including a serially-connected primary-diode group and a unit including a serially-connected secondary-diode group are connected in series are described.

[0420]

Further, when a secondary diode which is short-circuited by a wiring and a primary diode which is not short-circuited by a wiring are connected in series, the threshold voltage can be adjusted.

[0421]

For example, a secondary diode which is short-circuited by a wiring and a primary diode which is not short-circuited by a wiring may be arranged alternately (FIG. 28A).

[0422]

Alternatively, secondary diodes which are each short-circuited by a wiring and primary diodes which are each not short-circuited by a wiring may be arranged randomly (FIG. 28B).

[0423]

Alternatively, only diodes which are each short-circuited by a wiring may be connected in series (FIG. 28C).

[0424]

Further, one primary diode and a plurality of secondary diodes may be connected (FIG. 29A).

[0425]

Alternatively, a plurality of primary diodes and one secondary diode may be connected (FIG. 29B).

[0426]

Alternatively, one primary diode and one secondary diode may be connected (FIG. 29C).

[0427]

Also in the case where the technical idea of an element in which the characteristic value can be adjusted is applied to an antenna, similar arrangements to the arrangements of diodes can be applied.

[0428]

The present invention is not limited to the structures described in this embodiment.

[0429]

This embodiment can be combined with any other embodiment in this specification to be implemented.

[Embodiment 9]

[0430]

Semiconductor devices which perform wireless communication via an antenna (RFID tags, wireless tags, IC chips, wireless chips, noncontact signal processing equipment, semiconductor integrated circuit chips, or the like) can have the application forms such as attachment to the surfaces of products or living things (such as human beings, animals, and plants), embedding into the products or living things (such as human beings, animals, and plants), and the like.

[0431]

The semiconductor device which performs wireless communication via an antenna enables information management without contact.

[0432]

Because of the wireless characteristic, the present invention leads to the environment where information and communication technology can be used unconsciously anytime and anywhere.

[0433]

The present invention can also be applied to semiconductor devices other than the semiconductor devices which perform wireless communication via an antenna.

[0434]

As examples of the semiconductor devices other than the semiconductor devices which perform wireless communication via an antenna, there are various devices such as display devices, photo ICs, and CPUs.

[0435]

This embodiment can be combined with any other embodiment in this specification to be implemented.

This application is based on Japanese Patent Application serial no. 2008-267427 filed with Japan Patent Office on October 16, 2008, the entire contents of which are hereby incorporated by reference.

CLAIMS

1. A method for manufacturing a semiconductor device comprising the steps of:
forming an element in which a part of a serially-connected diode group is connected to a wiring in parallel; and
cutting the wiring to adjust a threshold voltage of the element.
2. A method for manufacturing a semiconductor device comprising the steps of:
forming a first diode group including a plurality of first diodes and a second diode group comprising a plurality of second diodes, the plurality of first diodes being connected in series and the plurality of second diodes being connected in series wherein each one of the plurality of second diodes is connected to corresponding one of a plurality of wirings in parallel; and
cutting at least one of the plurality of wirings to adjust a threshold voltage of a element,
wherein a width of the diode included in the second diode group, in a direction which is vertical to a direction current flows is smaller than a width of a diode included in the first diode group, in a direction which is vertical to a direction current flows.
3. The method for manufacturing a semiconductor device, according to claim 1, wherein the diode and the wiring are each formed using a thin film, and wherein the cutting is performed by laser cutting.
4. The method for manufacturing a semiconductor device, according to claim 2, wherein the cutting is performed by laser cutting.
5. A method for manufacturing a semiconductor device comprising the steps of:
forming an element in which a part of a serially-connected antenna group is connected to a wiring in parallel; and
cutting the wiring to adjust an inductance of the element.
6. A method for manufacturing a semiconductor device comprising the steps of:

forming an antenna comprising a large loop and a small-loop group which is connected to the large loop, and
cutting the large loop to adjust an inductance of the antenna.

7. A semiconductor device comprising an element in which a part of a serially-connected diode group is connected to a wiring in parallel.

8. A semiconductor device comprising an element in which a first diode group comprising a plurality of first diodes and a second diode group comprising a plurality of second diodes, the plurality of first diodes being connected in series and the plurality of second diodes being connected in series,

wherein each of the plurality of second diodes is connected to a wiring in parallel, and

wherein a width of the diode included in the second diode group, in a direction which is perpendicular to a direction current flows is smaller than a width of a diode included in the first diode group, in a direction which is perpendicular to a direction current flows.

9. A semiconductor device comprising an element in which a part of a serially-connected antenna group is connected to a wiring in parallel.

10. A semiconductor device comprising an antenna comprising a large loop and a small-loop group which is connected to the large loop.

FIG. 1A




FIG. 1B




FIG. 1C




FIG. 1D




FIG. 2A




FIG. 2B




FIG. 2C





FIG. 2D






FIG. 4





FIG. 5






FIG. 6

FIG. 7





FIG. 8






FIG. 9

FIG. 10




FIG. 11




FIG. 12




FIG. 13




FIG. 14




FIG. 15




FIG. 16




FIG. 17




FIG. 18




FIG. 19




FIG. 20A




FIG. 20B




FIG. 20C




FIG. 21A




FIG. 21B




FIG. 22A




FIG. 22B




FIG. 23




FIG. 24




FIG. 25




FIG. 26




FIG. 27




FIG. 28A



FIG. 28B



FIG. 28C



FIG. 29A




FIG. 29B




FIG. 29C



REFERENCE NUMERALS

11 diode, 12 diode, 13 diode, 14 diode, 15 diode, 16 diode, 17 diode, 18 diode, 21 dotted-line portion, 22 dotted-line portion, 23 dotted-line portion, 24 dotted-line portion, 45 mask, 100 substrate, 111 mask, 112 mask, 114 mask, 122 mask, 123 mask, 124 mask, 125 mask, 131 mask, 133 mask, 134 mask, 135 mask, 142 mask, 143 mask, 144 mask, 145 mask, 150 separation layer, 200 base insulating film, 301 island-shaped semiconductor layer, 301a region, 301b region, 301c region, 301d region, 301e region, 301f region, 302 island-shaped semiconductor layer, 302a region, 302b region, 303 island-shaped semiconductor layer, 303a region, 303b region, 304 island-shaped semiconductor layer, 304a region, 304b region, 305 island-shaped semiconductor layer, 313 fibrous body, 314 organic resin, 315 fibrous body, 316 organic resin, 350a semiconductor layer, 350b semiconductor layer, 350c semiconductor layer, 350d semiconductor layer, 350e semiconductor layer, 350f semiconductor layer, 350g semiconductor layer, 350h semiconductor layer, 400 gate insulating film, 401 gate insulating film, 402 gate insulating film, 403 gate insulating film, 501 gate electrode, 502 gate electrode, 503 gate electrode, 550a gate electrode, 550b gate electrode, 550c gate electrode, 550d gate electrode, 550e gate electrode, 550f gate electrode, 550g gate electrode, 550h gate electrode, 601a sidewall, 601b sidewall, 602a sidewall, 602b sidewall, 603a sidewall, 603b sidewall, 701 interlayer insulating film, 702 interlayer insulating film, 703 protective film, 800a wiring, 800b wiring, 800c wiring, 801a wiring, 801b wiring, 801c wiring, 802a wiring, 802b wiring, 802c wiring, 803a wiring, 803b wiring, 804a wiring, 804b wiring, 805a wiring, 805b wiring, 850a wiring, 850b wiring, 850c wiring, 850d wiring, 850e wiring, 900 antenna, 900a antenna, 900b antenna, 1001 antenna, 1002 resonant capacitor, 1003 limiter circuit, 1004 switch, 1005 demodulating circuit, 1006 modulating circuit, 1007 rectifying circuit, 1008 voltage detecting circuit, 1009 constant voltage circuit, 1010 logic circuit, 8001 channel width of primary diode, 8002 channel width of secondary diode, 8003 dotted-line portion, 8004a dotted-line portion, 8004b dotted-line portion, 8004c dotted-line portion, 8005 large loop, 8006 small-loop group

INTERNATIONAL SEARCH REPORT

International application No.

PCT/JP2009/066853

A. CLASSIFICATION OF SUBJECT MATTER

Int.Cl. H01L21/822 (2006.01) i, G06K19/07 (2006.01) i, G06K19/077 (2006.01) i,
H01L27/04 (2006.01) i, H01L29/861 (2006.01) i, H04B5/02 (2006.01) i

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

Int.Cl. H01L21/822, G06K19/07, G06K19/077, H01L27/04, H01L29/861, H04B5/02

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Published examined utility model applications of Japan 1922-1996
Published unexamined utility model applications of Japan 1971-2009
Registered utility model specifications of Japan 1996-2009
Published registered utility model applications of Japan 1994-2009

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X Y	JP 09-298280 A (SAMSUNG ELECTRONICS, CO., LTD.) 1997.11.18, [0007]-[0008], Fig.2-3 & US 5914626 A & KR 10-0172346 B1	1, 7 3
X Y	JP 2002-231889 A (SONY CORPORATION) 2002.08.16, [0018]-[0027], Fig.1 (No Family)	1, 7 3
Y	JP 2006-049711 A (SEIKO INSTRUMENTS INC.) 2006.02.16, [0019]-[0059], Fig.1-4 (No Family)	3

☐ Further documents are listed in the continuation of Box C.

☐ See patent family annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

07.12.2009

Date of mailing of the international search report

15.12.2009

Name and mailing address of the ISA/JP

Japan Patent Office

3-4-3, Kasumigaseki, Chiyoda-ku, Tokyo 100-8915, Japan

Authorized officer

Shinya MASHIYAMA

Telephone No. +81-3-3581-1101 Ext. 3498

4L

3 6 4 2

INTERNATIONAL SEARCH REPORT

International application No.

PCT/JP2009/066853

Box No. II Observations where certain claims were found unsearchable (Continuation of item 2 of first sheet)

This international search report has not been established in respect of certain claims under Article 17(2)(a) for the following reasons:

1. ☐ Claims Nos.:
because they relate to subject matter not required to be searched by this Authority, namely:

2. ☐ Claims Nos.:
because they relate to parts of the international application that do not comply with the prescribed requirements to such an extent that no meaningful international search can be carried out, specifically:

3. ☐ Claims Nos.:
because they are dependent claims and are not drafted in accordance with the second and third sentences of Rule 6.4(a).

Box No. III Observations where unity of invention is lacking (Continuation of item 3 of first sheet)

This International Searching Authority found multiple inventions in this international application, as follows:
Refer to an extra sheet.

1. ☐ As all required additional search fees were timely paid by the applicant, this international search report covers all searchable claims.
2. ☐ As all searchable claims could be searched without effort justifying additional fees, this Authority did not invite payment of additional fees.
3. ☐ As only some of the required additional search fees were timely paid by the applicant, this international search report covers only those claims for which fees were paid, specifically claims Nos.:

4. ☒ No required additional search fees were timely paid by the applicant. Consequently, this international search report is restricted to the invention first mentioned in the claims; it is covered by claims Nos.:
Claims 1, 3 and 7.

Remark on Protest

- ☐ The additional search fees were accompanied by the applicant's protest and, where applicable, the payment of a protest fee.
- ☐ The additional search fees were accompanied by the applicant's protest but the applicable protest fee was not paid within the time limit specified in the invitation.
- ☐ No protest accompanied the payment of additional search fees.

Prior art documents, D1:JP 09-298280 A (SAMSUNG ELECTRONICS, CO., LTD.) 1997.11.18, [0007]-[0008], Fig.2-3 and D2: JP 2002-231889 A (SONY CORPORATION) 2002.08.16, [0018]-[0027], Fig.1, disclose "A method for manufacturing a semiconductor device comprising the steps of: forming an element in which a part of a serially-connected diode group is connected to a wiring in parallel; and cutting the wiring to adjust a threshold voltage of the element."

Therefore, the subject matter of claim 1 does not appear to be novel with respect to D1 and D2, and claim 1 has no special technical feature. Then, claims 1-10 include the following 4 inventions.

In addition, claim 1 which has no special technical feature is divided into Invention 1.

[Invention 1] The invention concerning claims 1, 3, 7.

"A method for manufacturing a semiconductor device comprising the steps of: forming an element in which a part of a serially-connected diode group is connected to a wiring in parallel; and cutting the wiring to adjust a threshold voltage of the element, wherein the diode and the wiring are each formed using a thin film, and wherein the cutting is performed by laser cutting."

Because Claim 7 is a semiconductor device manufactured by the method of Claim 1, it is divided into Invention 1.

[Invention 2] The invention concerning claims 2, 4, 8.

"A method for manufacturing a semiconductor device comprising the steps of: forming a first diode group including a plurality of first diodes and a second diode group comprising a plurality of second diodes, the plurality of first diodes being connected in series and the plurality of second diodes being connected in series wherein each one of the plurality of second diodes is connected to corresponding one of a plurality of wirings in parallel; and cutting at least one of the plurality of wirings to adjust a threshold voltage of a element, wherein a width of the diode included in the second diode group, in a direction which is vertical to a direction current flows is smaller than a width of a diode included in the first diode group, in a direction which is vertical to a direction current flows."

Because Claim 8 is a semiconductor device manufactured by the method of Claim 2, it is divided into Invention 2.

[Invention 3] The invention concerning claims 5, 9.

"A method for manufacturing a semiconductor device comprising the steps of: forming an element in which a part of a serially-connected antenna group is connected to a wiring in parallel; and cutting the wiring to adjust an inductance of the element."

Because Claim 9 is a semiconductor device manufactured by the method of Claim 5, it is divided into Invention 3.

[Invention 4] The invention concerning claims 6, 10.

"A method for manufacturing a semiconductor device comprising the steps of: forming an antenna comprising a large loop and a small-loop group which is connected to the large loop; and cutting the large loop to adjust an inductance of the antenna."

Because Claim 10 is a semiconductor device manufactured by the method of Claim 6, it is divided into Invention 4.