#### (12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization

International Bureau





(10) International Publication Number WO 2015/060968 A1

(43) International Publication Date 30 April 2015 (30.04.2015)

(51) International Patent Classification: H01L 21/301 (2006.01) H01L 21/3065 (2006.01)

(21) International Application Number:

PCT/US2014/056848

(22) International Filing Date:

22 September 2014 (22.09.2014)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data: 14/060,005

22 October 2013 (22.10.2013)

) US


- (71) Applicant: APPLIED MATERIALS, INC. [US/US]; 3050 Bowers Avenue, Santa Clara, California 95054 (US).
- (72) Inventors: LEI, Wei-Sheng; 1786 Duvall Drive, San Jose, California 95130 (US). EATON, Brad; 563 8th Avenue, Menlo Park, California 94025 (US). PAPANU, James S.; 351 Holly Drive, San Rafael, California 94903 (US). KUMAR, Ajay; 10457 Manzanita Court, Cupertino, California 95014 (US).
- (74) Agents: BERNADICOU, Michael A. et al.; Blakely Sokoloff Taylor & Zafman LLP, 1279 Oakmead Parkway, Sunnyvale, California 94085 (US).

- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JP, KE, KG, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.
- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

#### Published:

with international search report (Art. 21(3))

(54) Title: MASKLESS HYBRID LASER SCRIBING AND PLASMA ETCHING WAFER DICING PROCESS



(57) Abstract: Maskless hybrid laser scribing and plasma etching wafer dicing processes are described. In an example, a method of dicing a semiconductor wafer having a front surface with a plurality of integrated circuits thereon and having a passivation layer disposed between and covering metal pillar/solder bump pairs of the integrated circuits involves laser scribing, without the use of a mask layer, the passivation layer to provide scribe lines exposing the semiconductor wafer. The method also involves plasma etching the semiconductor wafer through the scribe lines to singulate the integrated circuits, wherein the passivation layer protects the integrated circuits during at least a portion of the plasma etching. The method also involves thinning the passivation layer to partially expose the metal pillar/solder bump pairs of the integrated circuits.



# MASKLESS HYBRID LASER SCRIBING AND PLASMA ETCHING WAFER DICING PROCESS

#### **BACKGROUND**

# 1) FIELD

[0001] Embodiments of the present invention pertain to the field of semiconductor processing and, in particular, to methods of dicing semiconductor wafers, each wafer having a plurality of integrated circuits thereon.

# 2) DESCRIPTION OF RELATED ART

[0002] In semiconductor wafer processing, integrated circuits are formed on a wafer (also referred to as a substrate) composed of silicon or other semiconductor material. In general, layers of various materials which are either semiconducting, conducting or insulating are utilized to form the integrated circuits. These materials are doped, deposited and etched using various well-known processes to form integrated circuits. Each wafer is processed to form a large number of individual regions containing integrated circuits known as dice.

[0003] Following the integrated circuit formation process, the wafer is "diced" to separate the individual die from one another for packaging or for use in an unpackaged form within larger circuits. The two main techniques that are used for wafer dicing are scribing and sawing. With scribing, a diamond tipped scribe is moved across the wafer surface along preformed scribe lines. These scribe lines extend along the spaces between the dice. These spaces are commonly referred to as "streets." The diamond scribe forms shallow scratches in the wafer surface along the streets. Upon the application of pressure, such as with a roller, the wafer separates along the scribe lines. The breaks in the wafer follow the crystal lattice structure of the wafer substrate. Scribing can be used for wafers that are about 10 mils (thousandths of an inch) or less in thickness. For thicker wafers, sawing is presently the preferred method for dicing.

[0004] With sawing, a diamond tipped saw rotating at high revolutions per minute contacts the wafer surface and saws the wafer along the streets. The wafer is mounted on a supporting member such as an adhesive film stretched across a film frame and the saw is repeatedly applied to both the vertical and horizontal streets. One problem with either scribing or sawing is that chips and gouges can form along the severed edges of the dice. In addition, cracks can form and propagate from the edges of the dice into the substrate and

render the integrated circuit inoperative. Chipping and cracking are particularly a problem with scribing because only one side of a square or rectangular die can be scribed in the <110>direction of the crystalline structure. Consequently, cleaving of the other side of the die results in a jagged separation line. Because of chipping and cracking, additional spacing is required between the dice on the wafer to prevent damage to the integrated circuits, e.g., the chips and cracks are maintained at a distance from the actual integrated circuits. As a result of the spacing requirements, not as many dice can be formed on a standard sized wafer and wafer real estate that could otherwise be used for circuitry is wasted. The use of a saw exacerbates the waste of real estate on a semiconductor wafer. The blade of the saw is approximate 15 microns thick. As such, to insure that cracking and other damage surrounding the cut made by the saw does not harm the integrated circuits, three to five hundred microns often must separate the circuitry of each of the dice. Furthermore, after cutting, each die requires substantial cleaning to remove particles and other contaminants that result from the sawing process.

[0005] Plasma dicing has also been used, but may have limitations as well. For example, one limitation hampering implementation of plasma dicing may be cost. A standard lithography operation for patterning resist may render implementation cost prohibitive. Another limitation possibly hampering implementation of plasma dicing is that plasma processing of commonly encountered metals (e.g., copper) in dicing along streets can create production issues or throughput limits.

## **SUMMARY**

[0006] One or more embodiments described herein are directed to maskless hybrid laser scribing and plasma etching wafer dicing processes.

[0007] In an embodiment, a method of dicing a semiconductor wafer having a front surface with a plurality of integrated circuits thereon and having a passivation layer disposed between and covering metal pillar/solder bump pairs of the integrated circuits involves laser scribing, without the use of a mask layer, the passivation layer to provide scribe lines exposing the semiconductor wafer. The method also involves plasma etching the semiconductor wafer through the scribe lines to singulate the integrated circuits, wherein the passivation layer protects the integrated circuits during at least a portion of the plasma etching. The method also involves thinning the passivation layer to partially expose the metal pillar/solder bump pairs of the integrated circuits.

[0008] In another embodiment, a system for dicing a semiconductor wafer includes a

factory interface. A laser scribe apparatus is coupled with the factory interface. A plasma etch chamber is coupled with the factory interface. A plasma ash chamber is coupled with the factory interface.

[0009] In another embodiment, a method of dicing a silicon wafer including a front surface having a plurality of DRAM circuits thereon and having a polyimide layer disposed between and covering metal pillar/solder bump pairs of the DRAM circuits involves laser scribing, without the use of a mask layer, the polyimide layer to provide scribe lines exposing the silicon wafer. The laser scribing is performed through a layer of low K material and a layer of copper both disposed between the polyimide layer and the silicon substrate. The laser scribing involves a femto-second-based laser scribing process. The method also involves plasma etching the silicon wafer through the scribe lines to singulate the DRAM circuits, wherein the polyimide layer protects the DRAM circuits during at least a portion of the plasma etching. The method also involves plasma ashing the polyimide layer to thin the polyimide layer, partially exposing the metal pillar/solder bump pairs of the DRAM circuits.

#### BRIEF DESCRIPTION OF THE DRAWINGS

[0010] Figure 1A illustrates a top plan of a conventional semiconductor wafer to be diced.

[0011] Figure 1B illustrates a top plan of a semiconductor wafer having a thick passivation layer following a laser scribing process but prior to a plasma etching process, in accordance with an embodiment of the present invention.

[0012] Figure 2A illustrates a cross-sectional view of a portion of a state-of-the-art DRAM wafer.

[0013] Figure 2B illustrates a cross-sectional view representing an operation in a dicing process for a portion of the state-of-the-art DRAM wafer of Figure 2A.

[0014] Figure 3A-3E illustrate cross-sectional view of a semiconductor wafer including a plurality of integrated circuits during performing of a method of dicing the semiconductor wafer, in accordance with an embodiment of the present invention.

[0015] Figure 4 illustrates a cross-sectional view of a semiconductor wafer including a plurality of integrated circuits during performing of a comparative method of dicing the semiconductor wafer.

[0016] Figure 5 illustrates the effects of using a laser pulse in the femtosecond range versus longer pulse times, in accordance with an embodiment of the present invention.

[0017] Figure 6 illustrates a cross-sectional view of a stack of materials that may be

used in a street region of a semiconductor wafer or substrate, in accordance with an embodiment of the present invention.

[0018] Figure 7 includes a plot of absorption coefficient as a function of photon energy for crystalline silicon (c-Si), copper (Cu), crystalline silicon dioxide (c-SiO2), and amorphous silicon dioxide (a-SiO2), in accordance with an embodiment of the present invention.

[0019] Figure 8 is an equation showing the relationship of laser intensity for a given laser as a function of laser pulse energy, laser pulse width, and laser beam radius.

[0020] Figure 9 illustrates a block diagram of a tool layout for laser and plasma dicing of wafers or substrates, in accordance with an embodiment of the present invention.

[0021] Figure 10 illustrates a block diagram of an exemplary computer system, in accordance with an embodiment of the present invention.

#### **DETAILED DESCRIPTION**

[0022] Maskless hybrid laser scribing and plasma etching wafer dicing processes are described. In the following description, numerous specific details are set forth, such as laser scribing and plasma etching conditions and material regimes, in order to provide a thorough understanding of embodiments of the present invention. It will be apparent to one skilled in the art that embodiments of the present invention may be practiced without these specific details. In other instances, well-known aspects, such as integrated circuit fabrication, are not described in detail in order to not unnecessarily obscure embodiments of the present invention. Furthermore, it is to be understood that the various embodiments shown in the Figures are illustrative representations and are not necessarily drawn to scale.

[0023] A hybrid wafer or substrate dicing process involving an initial laser scribe and subsequent plasma etch may be implemented for die singulation. The laser scribe process may be used to cleanly remove a thick passivation layer, organic and/or inorganic dielectric layers, and device layers. The laser etch process may then be terminated upon exposure of, or partial etch of, the underlying wafer or substrate. The plasma etch portion of the dicing process may then be employed to etch through the bulk of the wafer or substrate, such as through bulk single crystalline silicon, to yield die or chip singulation or dicing. In particular embodiments herein, a method to dice wafers with a thick passivation polymer layer are described. In an embodiment, the laser scribing performed is a maskless process in the sense that a thick passivation layer is used as included on the integrated circuits, without the use of an additional overlying mask during scribing and plasma etching.

[0024] More generally, embodiments described herein are directed to femtosecondbased laser scribing and subsequent plasma etching to provide a hybrid wafer dicing approach. Regarding wafer dicing technologies in general, most existing dicing technologies involve the use of wet processes at some stage of the dicing process. For example, in hybrid laser scribing and plasma etching approaches, a mask coating formation process is often employed to protect wafers during laser and plasma processes. However, challenges exist with respect to obtaining defect-free mask coating and post-dicing mask removal and cleaning. Furthermore, existing semiconductor grade commercial tools for spin coating are expensive. In another aspect, laser dicing processes can demand mask coating and subsequent post dicing mask removal and, in yet another aspect, blade dicing can demand continuous cooling water/lubricant during dicing processes. Regarding integrated circuit (IC) technologies, new/next generation memory chips for three-dimensional (3D) packaging can bear an approximately 40 microns thick polymer film atop device layers as a passivation layer. By comparison, current microprocessor device wafers have been using top layer polymer passivation, where (a) dry film lamination technology has been used to apply the polymer film layer onto wafers and/or (b) the polymeric passivation layer has a target thickness wherein dry film lamination process can control the laminating thickness.

[0025] As such, more specifically, one or more embodiments are directed to approaches involving the use of a polymer film on top of a wafer front side to form a layer that is thicker than the targeted passivation layer of the resulting IC. For example, in the same process of dry film lamination for polymeric passivation layer formation, a thicker passivation layer is formed than is ultimately desired on the resulting singulated IC. The additional thickness of the polymer or passivation layer is, in one embodiment, sufficient to cover all underlying IC bumps such that, during laser scribing, the ejected debris falls on top of the polymer or passivation layer and does not damage the solder bumps. Furthermore, the additional thickness is sufficient to protect IC devices including solder bumps from being exposed during plasma dicing. After the plasma etching is performed to dice through wafers, remaining polymer layer above the targeted passivation layer thickness is removed by a plasma ashing process using oxygen or oxygen-containing gases, until the target passivation layer thickness is achieved. In one such embodiment, the ashing process is also suitable for removing chemical residues that may have been formed on bump tops as well on the side wall of singulated dies during the plasma etching process.

[0026] In an embodiments, benefits of a maskless dicing scheme as described herein include one or more of (1) no additional mask coating operation is needed, (2) the opportunity

5

to take advantage of dry passivation film lamination processes, i.e., during the lamination, a thicker initial passivation layer may be formed, which is thicker than the target final thickness, (3) removal of issues associated with thick mask spin coating, and (4) a dry mask process flow is expected to include dedicated deposition chamber integrated on a dicing system.

[0027] To provide a general comparison, conventional wafer dicing approaches include diamond saw cutting based on a purely mechanical separation, initial laser scribing and subsequent diamond saw dicing, or nanosecond or picosecond laser dicing. For thin wafer or substrate singulation, such as 50 microns thick bulk silicon singulation, the conventional approaches have yielded only poor process quality. Some of the challenges that may be faced when singulating die from thin wafers or substrates may include microcrack formation or delamination between different layers, chipping of inorganic dielectric layers, retention of strict kerf width control, or precise ablation depth control. Embodiments of the present invention include a hybrid laser scribing and plasma etching die singulation approach that may be useful for overcoming one or more of the above challenges.

In accordance with an embodiment of the present invention, a combination of laser scribing and plasma etching is used to dice a semiconductor wafer into individualized or singulated integrated circuits. In one embodiment, a femtosecond-based laser scribing is used as an essentially, if not totally, non-thermal process. For example, the femtosecond-based laser scribing may be localized with no or negligible heat damage zone. In an embodiment, approaches herein are used to singulated integrated circuits having ultra-low k films. With convention dicing, saws may need to be slowed down to accommodate such low k films. Furthermore, semiconductor wafers are now often thinned prior to dicing. As such, in an embodiment, a combination of mask patterning and partial wafer scribing with a femtosecond-based laser, followed by a plasma etch process, is now practical. In one embodiment, direct writing with laser can eliminate need for a lithography patterning operation of a photo-resist layer and can be implemented with very little cost. In one embodiment, through-via type silicon etching is used to complete the dicing process in a plasma etching environment.

[0029] Thus, in an aspect of the present invention, a combination of laser scribing and plasma etching may be used to dice a semiconductor wafer into singulated integrated circuits. However, certain embodiments are directed to a maskless process, wherein a passivation layer of the IC is used to protect bumps of the IC during the dicing process. To provide further context, Figure 1A illustrates a top plan of a conventional semiconductor wafer to be diced. Figure 1B illustrates a top plan of a semiconductor wafer having a thick passivation layer following a laser scribing process but prior to a plasma etching process, in accordance with an

6

embodiment of the present invention.

[0030] Referring to Figure 1A, a semiconductor wafer 100 has a plurality of regions 102 that include integrated circuits. The regions 102 are separated by vertical streets 104 and horizontal streets 106. The streets 104 and 106 are areas of semiconductor wafer that do not contain integrated circuits and are designed as locations along which the wafer will be diced. Some embodiments of the present invention involve the use of a combination femtosecond-based laser scribe and plasma etch technique to cut trenches through the semiconductor wafer along the streets such that the dice are separated into individual chips or die. Since both a laser scribe and a plasma etch process are crystal structure orientation independent, the crystal structure of the semiconductor wafer to be diced may be immaterial to achieving a vertical trench through the wafer.

[0031] Referring to Figure 1B, in accordance with an embodiment directed to a maskless approach, the semiconductor wafer 100 has a thick passivation layer 200. The thick passivation layer 200 and a portion of the semiconductor wafer 100 are patterned with a laser scribing process to define the locations (e.g., gaps 202 and 204) along the streets 104 and 106 where the semiconductor wafer 100 will be diced. The integrated circuit regions of the semiconductor wafer 100 are covered and protected by the thick passivation layer 200. The regions 206 of the thick passivation layer 200 are positioned such that during a subsequent etching process, the integrated circuits are not degraded by the etch process. Horizontal gaps 204 and vertical gaps 202 are formed between the regions 206 to define the areas that will be etched during the etching process to finally dice the semiconductor wafer 100. As described below, the passivation layer 200 may subsequently be thinned to expose portions of metal bumps/pillars of the integrated circuits.

[0032] More particular embodiments are directed to singulation consideration for a new generation of DRAM memory chips that bear 50 micron or higher bumps for interconnects and having a thick polyimide layer surrounding the bumps. The thick polyimide layer is included to provide mechanical support, electrical isolation and passivation, with only the bump top surface exposed for soldering. However, such a thick passivation layer must be accounted for in a dicing scheme. In an embodiment, a wafer is first provided with a passivation layer having an initial thickness above, and covering, the bumps and then scribed with a laser to remove all the layers above the Si substrate. The laser scribing is followed by plasma dicing to remove exposed portions of the Si substrate. The thick polyimide passivation layer is then thinned by ashing to a final thickness approximately in the range of 35-50 microns to provide access to the metal bumps.

[0033] To provide thorough context, Figure 2A illustrates a cross-sectional view of a portion of a state-of-the-art DRAM wafer. Referring to Figure 2A, wafer 250 has thereon DRAM memory chips having metal bumps and solder balls that are typically 10-35um tall. The DRAM memory chips also include device and passivation layers, all disposed on a Si substrate. Figure 2B illustrates a cross-sectional view representing an operation in a dicing process for a portion of the state-of-the-art DRAM wafer of Figure 2A. Referring to Figure 2B, a mask layer is disposed above the structure of Figure 2A. Laser scribing is performed to provide a trench between the bump/solder balls to provide an opened trench. Plasma etching may then be performed through the trench for wafer dicing.

[0034] By contrast to Figures 2A and 2B, Figures 3A-3E illustrate cross-sectional views of a portion of a new DRAM wafer 350 including a plurality of DRAM chips (integrated circuits) during performing of a method of dicing the semiconductor wafer, in accordance with an embodiment of the present invention.

[0035] Referring to Figure 3A, wafer 350 has thereon DRAM memory chips having metal bump/solder ball pairs 390 that are approximately 50 microns or taller. An approximately 35-50 micron organic layer, such as a polyimide layer, is used as a passivation layer 301 between the metal bump/solder ball pairs, exposing only the uppermost portion of these pairs. The passivation layer 301 may be a necessary structural component of the DRAM dies. The DRAM memory chips also include device and passivation layers 392, all of which are disposed on a substrate 394, such as a silicon (Si) substrate.

Referring to Figure 3B, the passivation layer 301 of Figure 3A is shown as a thicker passivation layer 301' covering and protecting the exposed bump/solder ball pairs 390. Although, in accordance with one embodiment, the thickening of passivation layer 301 to 301' is shown as being step-wise from Figure 3A to 3B, i.e., additional passivation layer (such as additional polyimide) is added to an already formed film. However, in another embodiment, the initial thickness of the passivation layer is as shown in Figure 3B, i.e., the initial thickness is of layer 301' which is formed above and covering the exposed bump/solder ball pairs 390. In either case, in an embodiment, the passivation layer is formed by a dry lamination process. Referring again to Figure 3B,  $\delta_T$  represents total film thickness,  $\delta_1$  represents target film thickness as a desired final passivation layer thickness,  $\delta_2$  represents additional film thickness to be consumed as during plasma dicing and/or ashing, and  $\delta_3$  represents the minimum film thickness needed to protect bumps from exposure during dicing.

[0037] Referring to Figure 3C, the passivation layer 301' is patterned with a laser scribing process to provide gaps 310. The laser scribing process is also used to scribe the

device and passivation layers 392, exposing regions of the substrate 394 between the integrated circuits (i.e., between individual DRAM chips). The laser scribing process may be performed along streets (not shown here, but rather described in association with Figure 6) formed in the device and passivation layers 392. In accordance with an embodiment of the present invention, the laser scribing process further forms trenches 312 partially into the regions of the substrate 394 between the integrated circuits, as depicted in Figure 3C.

[0038] Referring now to Figure 3D, the DRAM wafer 350 is etched through the scribe lines in the patterned passivation layer 301 to singulate the integrated circuits. In accordance with an embodiment of the present invention, etching the DRAM wafer 350 includes ultimately etching entirely through the DRAM wafer 350, as depicted in Figure 3D. In one embodiment, the etching is along trenches 312 to extend and form complete trenches 312' through the substrate 394. Referring again to Figure 3D, the plasma etching also recesses the passivation layer 301' to a reduced thickness 301''. In one such embodiment, although recessed somewhat, the remaining polymer thickness 301'' is still more than the target passivation layer thickness  $\delta_1$ .

[0039] Referring to Figure 3E, the passivation layer 301" is further thinned to a final passivation layer 301" having the target value  $\delta_1$ . In one embodiment, the additional thinning is performed by using a plasma ash process. In a specific such embodiment, the plasma ash process involves ashing with  $O_2$  to trim the polymer thickness. Following the plasma ashing process, additional processing may include wafer/die cleaning, die pack, die attach, soldering, etc.

[0040] To further distinguish the above process described in association with Figures 3A-3E as a maskless process, Figure 4 illustrates a cross-sectional view of a semiconductor wafer including a plurality of integrated circuits during performing of a mask-utilizing method of dicing the semiconductor wafer. Referring to Figure 4, a mask 302 is formed above the structure of Figure 3A. The mask 302 is composed of a layer covering and protecting the exposed bump/solder ball pairs. Referring again to Figure 4, the mask 302 is patterned with a laser scribing process to provide a patterned mask 308 with gaps 310. The laser scribe process is also used to scribe the passivation layer 301 along with device and passivation layers, exposing regions of the Si substrate between the integrated circuits (i.e., between individual DRAM chips). The laser scribing process may be performed along streets formed in the device and passivation layers (not shown). The laser scribing process may further forms trenches 312 partially into the regions of the Si wafer between the integrated circuits, as depicted in Figure 4.

[0041] Referring again to Figures 3A-3E, in an embodiment, the DRAM wafer 350 is substantially composed of a material suitable to withstand a fabrication process and upon which semiconductor processing layers may suitably be disposed. For example, in one embodiment, semiconductor wafer or substrate is composed of a group IV-based material such as, but not limited to, crystalline silicon (as shown), germanium or silicon/germanium. In a specific embodiment, providing semiconductor wafer includes providing a monocrystalline silicon substrate. In a particular embodiment, the monocrystalline silicon substrate is doped with impurity atoms. In another embodiment, semiconductor wafer or substrate is composed of a III-V material such as, e.g., a III-V material substrate used in the fabrication of light emitting diodes (LEDs).

In an embodiment, the semiconductor wafer has disposed thereon or therein, as a portion of the integrated circuits (shown as DRAM integrated circuits), an array of semiconductor devices. Examples of such semiconductor devices include, but are not limited to, memory devices or complimentary metal-oxide-semiconductor (CMOS) transistors fabricated in a silicon substrate and encased in a dielectric layer. A plurality of metal interconnects may be formed above the devices or transistors, and in surrounding dielectric layers, and may be used to electrically couple the devices or transistors to form the integrated circuits. Materials making up the streets may be similar to or the same as those materials used to form the integrated circuits. For example, the streets may be composed of layers of dielectric materials, semiconductor materials, and metallization. In one embodiment, one or more of the streets includes test devices similar to the actual devices of the integrated circuits.

[0043] In an embodiment, patterning thick passivation layer 301' with the laser scribing process includes using a laser having a pulse width in the femtosecond range. Specifically, a laser with a wavelength in the visible spectrum plus the ultra-violet (UV) and infra-red (IR) ranges (totaling a broadband optical spectrum) may be used to provide a femtosecond-based laser, i.e., a laser with a pulse width on the order of the femtosecond (10<sup>-15</sup> seconds). In one embodiment, ablation is not, or is essentially not, wavelength dependent and is thus suitable for complex films such as films of the passivation layer, the streets and, possibly, a portion of the Si wafer.

[0044] Figure 5 illustrates the effects of using a laser pulse in the femtosecond range versus longer frequencies, in accordance with an embodiment of the present invention. Referring to Figure 5, by using a laser with a pulse width in the femtosecond range heat damage issues are mitigated or eliminated (e.g., minimal to no damage 502C with femtosecond processing of a via 500C) versus longer pulse widths (e.g., damage 502B with

picosecond processing of a via 500B and significant damage 502A with nanosecond processing of a via 500A). The elimination or mitigation of damage during formation of via 500C may be due to a lack of low energy recoupling (as is seen for picosecond-based laser ablation) or thermal equilibrium (as is seen for nanosecond-based laser ablation), as depicted in Figure 5.

[0045] Laser parameters selection, such as pulse width, may be critical to developing a successful laser scribing and dicing process that minimizes chipping, microcracks and delamination in order to achieve clean laser scribe cuts. The cleaner the laser scribe cut, the smoother an etch process that may be performed for ultimate die singulation. In semiconductor device wafers, many functional layers of different material types (e.g., conductors, insulators, semiconductors) and thicknesses are typically disposed thereon. Such materials may include, but are not limited to, organic materials such as polymers, metals, or inorganic dielectrics such as silicon dioxide and silicon nitride.

[0046] A street between individual integrated circuits disposed on a wafer or substrate may include the similar or same layers as the integrated circuits themselves. For example, Figure 6 illustrates a cross-sectional view of a stack of materials that may be used in a street region of a semiconductor wafer or substrate, in accordance with an embodiment of the present invention.

[0047] Referring to Figure 6, a street region 600 includes the top portion 602 of a silicon substrate, a first silicon dioxide layer 604, a first etch stop layer 606, a first low K dielectric layer 608 (e.g., having a dielectric constant of less than the dielectric constant of 4.0 for silicon dioxide), a second etch stop layer 610, a second low K dielectric layer 612, a third etch stop layer 614, an undoped silica glass (USG) layer 616, a second silicon dioxide layer 618, as an exemplary material stack. Referring again to Figure 6, a very thick passivation layer 620 (such as a greater than 50 micron thick polyimide layer, such as layer 301') is included, as described above. In accordance with an embodiment of the present invention, a mask layer distinct from the passivation layer 620 is not used during the dicing process. Copper metallization 622 is disposed between the first and third etch stop layers 606 and 614 and through the second etch stop layer 610. In a specific embodiment, the first, second and third etch stop layers 606, 610 and 614 are composed of silicon nitride, while low K dielectric layers 608 and 612 are composed of a carbon-doped silicon oxide material.

[0048] Under conventional laser irradiation (such as nanosecond-based or picosecond-based laser irradiation), the materials of street 600 behave quite differently in terms of optical absorption and ablation mechanisms. For example, dielectrics layers such as silicon dioxide,

is essentially transparent to all commercially available laser wavelengths under normal conditions. By contrast, metals, organics (e.g., low K materials) and silicon can couple photons very easily, particularly in response to nanosecond-based or picosecond-based laser irradiation. For example, Figure 7 includes a plot 700 of absorption coefficient as a function of photon energy for crystalline silicon (c-Si, 702), copper (Cu, 704), crystalline silicon dioxide (c-SiO2, 706), and amorphous silicon dioxide (a-SiO2, 708), in accordance with an embodiment of the present invention. Figure 8 is an equation 800 showing the relationship of laser intensity for a given laser as a function of laser pulse energy, laser pulse width, and laser beam radius.

[0049] Using equation 800 and the plot 700 of absorption coefficients, in an embodiment, parameters for a femtosecond laser-based process may be selected to have an essentially common ablation effect on the inorganic and organic dielectrics, metals, and semiconductors even though the general energy absorption characteristics of such materials may differ widely under certain conditions. For example, the absorptivity of silicon dioxide is non-linear and may be brought more in-line with that of organic dielectrics, semiconductors and metals under the appropriate laser ablation parameters. In one such embodiment, a high intensity and short pulse width femtosecond-based laser process is used to ablate a stack of layers including a silicon dioxide layer and one or more of an organic dielectric, a semiconductor, or a metal. In a specific embodiment, pulses of approximately less than or equal to 400 femtoseconds are used in a femtosecond-based laser irradiation process to remove a thick polyimide layer, a street, and a portion of a silicon substrate.

[0050] By contrast, if non-optimal laser parameters are selected, in stacked structures that involve two or more of an inorganic dielectric, an organic dielectric, a semiconductor, or a metal, a laser ablation process may cause delamination issues. For example, a laser penetrate through high bandgap energy dielectrics (such as silicon dioxide with an approximately of 9eV bandgap) without measurable absorption. However, the laser energy may be absorbed in an underlying metal or silicon layer, causing significant vaporization of the metal or silicon layers. The vaporization may generate high pressures to lift-off the overlying silicon dioxide dielectric layer and potentially causing severe interlayer delamination and microcracking. In an embodiment, while picoseconds-based laser irradiation processes lead to microcracking and delaminating in complex stacks, femtosecond-based laser irradiation processes have been demonstrated to not lead to microcracking or delamination of the same material stacks.

[0051] In order to be able to directly ablate dielectric layers, ionization of the dielectric

materials may need to occur such that they behave similar to a conductive material by strongly absorbing photons. The absorption may block a majority of the laser energy from penetrating through to underlying silicon or metal layers before ultimate ablation of the dielectric layer. In an embodiment, ionization of inorganic dielectrics is feasible when the laser intensity is sufficiently high to initiate photon-ionization and impact ionization in the inorganic dielectric materials.

[0052] In accordance with an embodiment of the present invention, suitable femtosecond-based laser processes are characterized by a high peak intensity (irradiance) that usually leads to nonlinear interactions in various materials. In one such embodiment, the femtosecond laser sources have a pulse width approximately in the range of 10 femtoseconds to 500 femtoseconds, although preferably in the range of 100 femtoseconds to 400 femtoseconds. In one embodiment, the femtosecond laser sources have a wavelength approximately in the range of 1570 nanometers to 200 nanometers, although preferably in the range of 540 nanometers to 250 nanometers. In one embodiment, the laser and corresponding optical system provide a focal spot at the work surface approximately in the range of 3 microns to 15 microns, though preferably approximately in the range of 5 microns to 10 microns or between 10 – 15 microns.

The spacial beam profile at the work surfaces may be a single mode (Gaussian) or have a shaped top-hat profile. In an embodiment, the laser source has a pulse repetition rate approximately in the range of 200 kHz to 10 MHz, although preferably approximately in the range of 500kHz to 5MHz. In an embodiment, the laser source delivers pulse energy at the work surface approximately in the range of 0.5 uJ to 100 uJ, although preferably approximately in the range of 1uJ to 5uJ. In an embodiment, the laser scribing process runs along a work piece surface at a speed approximately in the range of 500mm/sec to 5m/sec, although preferably approximately in the range of 600mm/sec to 2m/sec.

[0054] The scribing process may be run in single pass only, or in multiple passes, but, in an embodiment, preferably 1-2 passes. The laser may be applied either in a train of single pulses at a given pulse repetition rate or a train of pulse bursts. In an embodiment, the kerf width of the laser beam generated is approximately in the range of 2 microns to 15 microns, although in silicon wafer scribing/dicing preferably approximately in the range of 6 microns to 10 microns, measured at the device/silicon interface.

[0055] Laser parameters may be selected with benefits and advantages such as providing sufficiently high laser intensity to achieve ionization of inorganic dielectrics (e.g., silicon dioxide) and to minimize delamination and chipping caused by underlayer damage

prior to direct ablation of inorganic dielectrics. Also, parameters may be selected to provide meaningful process throughput for industrial applications with precisely controlled ablation width (e.g., kerf width) and depth. As described above, a femtosecond-based laser is far more suitable to providing such advantages, as compared with picosecond-based and nanosecond-based laser ablation processes. However, even in the spectrum of femtosecond-based laser ablation, certain wavelengths may provide better performance than others. For example, in one embodiment, a femtosecond-based laser process having a wavelength closer to or in the UV range provides a cleaner ablation process than a femtosecond-based laser process having a wavelength closer to or in the IR range. In a specific such embodiment, a femtosecond-based laser process suitable for semiconductor wafer or substrate scribing is based on a laser having a wavelength of approximately less than or equal to 540 nanometers. In a particular such embodiment, pulses of approximately less than or equal to 540 nanometers are used. However, in an alternative embodiment, dual laser wavelengths (e.g., a combination of an IR laser and a UV laser) are used.

[0056] In an embodiment, etching the semiconductor wafer includes using a plasma etching process. In one embodiment, a through-silicon via type etch process is used. For example, in a specific embodiment, the etch rate of the material of semiconductor wafer (e.g., silicon) is greater than 25 microns per minute. An ultra-high-density plasma source may be used for the plasma etching portion of the die singulation process. An example of a process chamber suitable to perform such a plasma etch process is the Applied Centura  ${\bf @Silvia^{TM}}$ Etch system available from Applied Materials of Sunnyvale, CA, USA. The Applied Centura® Silvia<sup>TM</sup> Etch system combines the capacitive and inductive RF coupling, which gives much more independent control of the ion density and ion energy than was possible with the capacitive coupling only, even with the improvements provided by magnetic enhancement. This combination enables effective decoupling of the ion density from ion energy, so as to achieve relatively high density plasmas without the high, potentially damaging, DC bias levels, even at very low pressures. This results in an exceptionally wide process window. However, any plasma etch chamber capable of etching silicon may be used. In an exemplary embodiment, a deep silicon etch is used to etch a single crystalline silicon substrate or wafer 404 at an etch rate greater than approximately 40% of conventional silicon etch rates while maintaining essentially precise profile control and virtually scallop-free sidewalls. In a specific embodiment, a through-silicon via type etch process is used. The etch process is based on a plasma generated from a reactive gas, which generally a fluorine-based gas such as

 $SF_6$ ,  $C_4$   $F_8$ ,  $CHF_3$ ,  $XeF_2$ , or any other reactant gas capable of etching silicon at a relatively fast etch rate. In an embodiment, the subsequent plasma ashing operation to further thin a thick passivation layer is performed in a plasma ash chamber suitable for performing an  $O_2$  plasma ash process. In one such embodiment, the chamber is similar to the chamber described for the plasma etch process.

[0057] Accordingly, referring again to Figures 3A-3E, wafer dicing may be preformed by initial laser ablation through a mask layer, through wafer streets (including metallization), and partially into a silicon substrate. The laser pulse width may be selected in the femtosecond range. Die singulation may then be completed by subsequent through-silicon deep plasma etching. A thick passivation layer of the integrated circuits may then be thinned to exposed portions of bumps/pillars. The singulation process may further include patterning a die attach film, exposing a top portion of a backing tape and singulating the die attach film. In an embodiment, the die attach film is singulated by a laser process or by an etch process. Further embodiments may include subsequently removing the singulated portions of substrate (e.g., as individual integrated circuits) from the backing tape. In one embodiment, the singulated die attach film is retained on the back sides of the singulated portions of substrate. In an embodiment, the singulated integrated circuits are removed from the backing tape for packaging. In one such embodiment, a patterned die attach film is retained on the backside of each integrated circuit and included in the final packaging. However, in another embodiment, the patterned die attach film is removed during or subsequent to the singulation process. In an alternative embodiment, in the case that the substrate is thinner than approximately 50 microns, the laser ablation process is used to completely singulate the substrate without the use of an additional plasma process.

[0058] A single process tool may be configured to perform many or all of the operations in a hybrid laser ablation and plasma etch singulation process. For example, Figure 9 illustrates a block diagram of a tool layout for laser and plasma dicing of wafers or substrates, in accordance with an embodiment of the present invention.

[0059] Referring to Figure 9, a process tool 900 includes a factory interface 902 (FI) having a plurality of load locks 904 coupled therewith. A cluster tool 906 is coupled with the factory interface 902. The cluster tool 906 includes one or more plasma etch chambers, such as plasma etch chamber 908. A laser scribe apparatus 910 is also coupled to the factory interface 902. The overall footprint of the process tool 900 may be, in one embodiment, approximately 3500 millimeters (3.5 meters) by approximately 3800 millimeters (3.8 meters), as depicted in Figure 9.

[0060] In an embodiment, the laser scribe apparatus 910 houses a femto-second-based laser. The femtosecond-based laser is suitable for performing a laser ablation portion of a hybrid laser and etch singulation process, such as the laser abalation processes described above. In one embodiment, a moveable stage is also included in laser scribe apparatus 900, the moveable stage configured for moving a wafer or substrate (or a carrier thereof) relative to the femtosecond-based laser. In a specific embodiment, the femtosecond-based laser is also moveable. The overall footprint of the laser scribe apparatus 910 may be, in one embodiment, approximately 2240 millimeters by approximately 1270 millimeters, as depicted in Figure 9. It is to be understood, however, in other embodiments, a nano- or pico-second based laser is used.

In an embodiment, the one or more plasma etch chambers 908 is configured for etching a wafer or substrate through the gaps in a patterned mask to singulate a plurality of integrated circuits. In one such embodiment, the one or more plasma etch chambers 908 is configured to perform a deep silicon etch process. In a specific embodiment, the one or more plasma etch chambers 1208 is an Applied Centura® Silvia TM Etch system, available from Applied Materials of Sunnyvale, CA, USA. The etch chamber may be specifically designed for a deep silicon etch used to create singulate integrated circuits housed on or in single crystalline silicon substrates or wafers. In an embodiment, a high-density plasma source is included in the plasma etch chamber 908 to facilitate high silicon etch rates. In an embodiment, more than one etch chamber is included in the cluster tool 906 portion of process tool 900 to enable high manufacturing throughput of the singulation or dicing process. For example, in one such embodiment, as dedicated plasma ash chamber 912 is included, as depicted.

[0062] The factory interface 902 may be a suitable atmospheric port to interface between an outside manufacturing facility with laser scribe apparatus 910 and cluster tool 906. The factory interface 902 may include robots with arms or blades for transferring wafers (or carriers thereof) from storage units (such as front opening unified pods) into either cluster tool 906 or laser scribe apparatus 910, or both.

[0063] Cluster tool 906 may include other chambers suitable for performing functions in a method of singulation. For example, in one embodiment, in place of an additional etch chamber, a wet/dry station 914 is included. The wet/dry station may be suitable for cleaning residues and fragments subsequent to a laser scribe and plasma etch/ash singulation process of a substrate or wafer. In an embodiment, a metrology station is also included as a component of process tool 900.

Embodiments of the present invention may be provided as a computer program product, or software, that may include a machine-readable medium having stored thereon instructions, which may be used to program a computer system (or other electronic devices) to perform a process according to embodiments of the present invention. In one embodiment, the computer system is coupled with process tool 900 described in association with Figure 9. A machine-readable medium includes any mechanism for storing or transmitting information in a form readable by a machine (e.g., a computer). For example, a machine-readable (e.g., computer-readable) medium includes a machine (e.g., a computer) readable storage medium (e.g., read only memory ("ROM"), random access memory ("RAM"), magnetic disk storage media, optical storage media, flash memory devices, etc.), a machine (e.g., computer) readable transmission medium (electrical, optical, acoustical or other form of propagated signals (e.g., infrared signals, digital signals, etc.)), etc.

[0065] Figure 10 illustrates a diagrammatic representation of a machine in the exemplary form of a computer system 1000 within which a set of instructions, for causing the machine to perform any one or more of the methodologies described herein, may be executed. In alternative embodiments, the machine may be connected (e.g., networked) to other machines in a Local Area Network (LAN), an intranet, an extranet, or the Internet. The machine may operate in the capacity of a server or a client machine in a client-server network environment, or as a peer machine in a peer-to-peer (or distributed) network environment. The machine may be a personal computer (PC), a tablet PC, a set-top box (STB), a Personal Digital Assistant (PDA), a cellular telephone, a web appliance, a server, a network router, switch or bridge, or any machine capable of executing a set of instructions (sequential or otherwise) that specify actions to be taken by that machine. Further, while only a single machine is illustrated, the term "machine" shall also be taken to include any collection of machines (e.g., computers) that individually or jointly execute a set (or multiple sets) of instructions to perform any one or more of the methodologies described herein.

[0066] The exemplary computer system 1000 includes a processor 1002, a main memory 1004 (e.g., read-only memory (ROM), flash memory, dynamic random access memory (DRAM) such as synchronous DRAM (SDRAM) or Rambus DRAM (RDRAM), etc.), a static memory 1006 (e.g., flash memory, static random access memory (SRAM), etc.), and a secondary memory 1018 (e.g., a data storage device), which communicate with each other via a bus 1030.

[0067] Processor 1002 represents one or more general-purpose processing devices such as a microprocessor, central processing unit, or the like. More particularly, the processor

1002 may be a complex instruction set computing (CISC) microprocessor, reduced instruction set computing (RISC) microprocessor, very long instruction word (VLIW) microprocessor, processor implementing other instruction sets, or processors implementing a combination of instruction sets. Processor 1002 may also be one or more special-purpose processing devices such as an application specific integrated circuit (ASIC), a field programmable gate array (FPGA), a digital signal processor (DSP), network processor, or the like. Processor 1002 is configured to execute the processing logic 1026 for performing the operations described herein.

[0068] The computer system 1000 may further include a network interface device 1008. The computer system 1000 also may include a video display unit 1010 (e.g., a liquid crystal display (LCD), a light emitting diode display (LED), or a cathode ray tube (CRT)), an alphanumeric input device 1012 (e.g., a keyboard), a cursor control device 1014 (e.g., a mouse), and a signal generation device 1016 (e.g., a speaker).

[0069] The secondary memory 1018 may include a machine-accessible storage medium (or more specifically a computer-readable storage medium) 1031 on which is stored one or more sets of instructions (e.g., software 1022) embodying any one or more of the methodologies or functions described herein. The software 1022 may also reside, completely or at least partially, within the main memory 1004 and/or within the processor 1002 during execution thereof by the computer system 1000, the main memory 1004 and the processor 1002 also constituting machine-readable storage media. The software 1022 may further be transmitted or received over a network 1020 via the network interface device 1008.

[0070] While the machine-accessible storage medium 1031 is shown in an exemplary embodiment to be a single medium, the term "machine-readable storage medium" should be taken to include a single medium or multiple media (e.g., a centralized or distributed database, and/or associated caches and servers) that store the one or more sets of instructions. The term "machine-readable storage medium" shall also be taken to include any medium that is capable of storing or encoding a set of instructions for execution by the machine and that cause the machine to perform any one or more of the methodologies of the present invention. The term "machine-readable storage medium" shall accordingly be taken to include, but not be limited to, solid-state memories, and optical and magnetic media.

[0071] In accordance with an embodiment of the present invention, a machine-accessible storage medium has instructions stored thereon which cause a data processing system to perform a method of dicing a semiconductor wafer having a front surface with a plurality of integrated circuits thereon and having a passivation layer disposed between and

covering metal pillar/solder bump pairs of the integrated circuits. The method involves laser scribing, without the use of a mask layer, the passivation layer to provide scribe lines exposing the semiconductor wafer. The method also involves plasma etching the semiconductor wafer through the scribe lines to singulate the integrated circuits, wherein the passivation layer protects the integrated circuits during at least a portion of the plasma etching. The method also involves thinning the passivation layer to partially expose the metal pillar/solder bump pairs of the integrated circuits.

[0072] Thus, maskless hybrid laser scribing and plasma etching wafer dicing processes have been disclosed.

#### **CLAIMS**

What is claimed is:

1. A method of dicing a semiconductor wafer comprising a front surface having a plurality of integrated circuits thereon and having a passivation layer disposed between and covering metal pillar/solder bump pairs of the integrated circuits, the method comprising:

laser scribing, without the use of a mask layer, the passivation layer to provide scribe lines exposing the semiconductor wafer;

- plasma etching the semiconductor wafer through the scribe lines to singulate the integrated circuits, wherein the passivation layer protects the integrated circuits during at least a portion of the plasma etching; and
- thinning the passivation layer to partially expose the metal pillar/solder bump pairs of the integrated circuits.
- 2. The method of claim 1, wherein thinning the passivation layer comprises using a plasma ashing process based on  $O_2$ .
- 3. The method of claim 1, wherein thinning the passivation layer comprises thinning to a final thickness of the passivation layer approximately in the range of 35-50 microns.
- 4. The method of claim 1, wherein the passivation layer comprises a layer of polyimide.
- 5. The method of claim 1, wherein laser scribing the passivation layer to provide scribe lines exposing the semiconductor wafer comprises forming trenches in the semiconductor wafer, and wherein plasma etching the semiconductor wafer through the scribe lines comprises plasma etching through the trenches.
- 6. The method of claim 1, wherein laser scribing the passivation layer comprises using a femto-second-based laser scribing process.
- 7. The method of claim 6, wherein using the femto-second-based laser scribing process comprises using a laser having a wavelength of approximately less than or equal to 540 nanometers with a laser pulse width of approximately less than or equal to 400 femto-seconds.

8. The method of claim 1, wherein plasma etching the semiconductor wafer comprises using a high density plasma etching process.

- 9. A system for dicing a semiconductor wafer comprising a plurality of integrated circuits, the system comprising:
  - a factory interface;
  - a laser scribe apparatus coupled with the factory interface;
  - a plasma etch chamber coupled with the factory interface; and
  - a plasma ash chamber coupled with the factory interface.
- 10. The system of claim 9, wherein the plasma as chamber is configured to ash using a plasma based on  $O_2$ .
- 11. The system of claim 9, wherein the laser scribe apparatus is configured to perform laser ablation of streets between integrated circuits of a semiconductor wafer, wherein the plasma etch chamber is configured to etch the semiconductor wafer to singulate the integrated circuits subsequent to the laser ablation, and wherein the plasma ash chamber is configured to thin a passivation layer of the integrated circuits.
- 12. A method of dicing a silicon wafer comprising a front surface having a plurality of DRAM circuits thereon and having a polyimide layer disposed between and covering metal pillar/solder bump pairs of the DRAM circuits, the method comprising:
  - laser scribing, without the use of a mask layer, the polyimide layer to provide scribe lines exposing the silicon wafer, the laser scribing performed through a layer of low K material and a layer of copper both disposed between the polyimide layer and the silicon substrate, the laser scribing comprising a femto-second-based laser scribing process;
  - plasma etching the silicon wafer through the scribe lines to singulate the DRAM circuits, wherein the polyimide layer protects the DRAM circuits during at least a portion of the plasma etching; and
  - plasma ashing the polyimide layer to thin the polyimide layer, partially exposing the metal pillar/solder bump pairs of the DRAM circuits.

13. The method of claim 12, wherein plasma ashing the polyimide layer comprises using a plasma ashing process based on  $O_2$ .

- 14. The method of claim 12, wherein plasma ashing the polyimide layer comprises thinning the polyimide layer to a final thickness approximately in the range of 35-50 microns.
- 15. The method of claim 12, wherein laser scribing the polyimide layer to provide scribe lines exposing the silicon wafer comprises forming trenches in the silicon wafer, and wherein plasma etching the silicon wafer through the scribe lines comprises plasma etching through the trenches.




FIG. 1A




FIG. 1B




FIG. 2A

Mask layer for laser and plasma processing protection




FIG. 2B




FIG. 3A




FIG. 3B




FIG. 3C




FIG. 3D




FIG. 3E





FIG. 4



**FIG.** 5







FIG. 6





Pulse Energy

Intensity



800

Beam Radius

FIG. 8





FIG. 9



International application No. PCT/US2014/056848

## CLASSIFICATION OF SUBJECT MATTER

H01L 21/301(2006.01)i, H01L 21/3065(2006.01)i

According to International Patent Classification (IPC) or to both national classification and IPC

Minimum documentation searched (classification system followed by classification symbols) H01L 21/301; H01L 21/3065; B23K 26/06; B23K 26/14; H01L 21/822; H01L 21/78; H01L 21/82

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched Korean utility models and applications for utility models Japanese utility models and applications for utility models

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used) eKOMPASS(KIPO internal) & Keywords: semiconductor, laser scribing, dicing, plasma ashing, thin, oxygen, partial, expose

#### DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	US 2012-0322242 A1 (WEI-SHENG LEI et al.) 20 December 2012 See paragraphs [0009], [0040]-[0062]; claims 1, 11; and figures 4A-6B.	9–11
A	2.0 pm agreement [2000], [2000], [2000], 20000, 2000, 2000, 2000, 2000, 2000, 2000, 2000, 2000, 2000, 2000,	1-8,12-15
Y	US 2011-0312157 A1 (WEI-SHENG LEI et al.) 22 December 2011 See paragraph [0070]; claims 8-9, 11; and figures 9A-12.	9-11
A		1-8,12-15
A	US 2010-0173474 A1 (KIYOSHI ARITA et al.) 08 July 2010 See paragraphs [0046]-[0047]; and figures 1-8-b.	1-15
A	US 2006-0261050 A1 (VENKATAKRISHNAN KRISHNAN et al.) 23 November 2006 See paragraphs [0002], [0085]; and claim 1.	1-15
A	KR 10-2012-0023258 A (EO TECHNICS CO., LTD.) 13 March 2012 See paragraphs [0029]-[0031]; claim 1; and figures 3-6.	1-15

	Further d	ocuments a	are l	isted	in the	e conti	nuation	of Bo	х С.

See patent family annex.

- Special categories of cited documents:
- document defining the general state of the art which is not considered to be of particular relevance
- earlier application or patent but published on or after the international filing date
- document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- document referring to an oral disclosure, use, exhibition or other
- document published prior to the international filing date but later than the priority date claimed

07 January 2015 (07.01.2015)

- later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
- "&" document member of the same patent family

Date of the actual completion of the international search

Date of mailing of the international search report 07 January 2015 (07.01.2015)

Name and mailing address of the ISA/KR



International Application Division Korean Intellectual Property Office 189 Cheongsa-ro, Seo-gu, Daejeon Metropolitan City, 302-701, Republic of Korea

Facsimile No. +82-42-472-7140

Authorized officer

LEE, Seok Joo

Telephone No. +82-42-481-8377



# INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

# PCT/US2014/056848

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 2012-0322242 A1	20/12/2012	CN 103582943 A JP 2014-523113 A KR 10-2014-0037934 A TW 201306110 A US 2012-0322232 A1 US 2014-0011338 A1 US 8557683 B2 US 8759197 B2 WO 2012-173770 A2 WO 2012-173770 A3	12/02/2014 08/09/2014 27/03/2014 01/02/2013 20/12/2012 09/01/2014 15/10/2013 24/06/2014 20/12/2012 21/02/2013
US 2011-0312157 A1	22/12/2011	CN 102986006 A JP 2013-535114 A KR 10-2013-0083381 A KR 10-2014-0083065 A TW 201205658 A US 2014-0120697 A1 US 8642448 B2 US 8853056 B2 WO 2011-163149 A2 WO 2011-163149 A3	20/03/2013 09/09/2013 22/07/2013 03/07/2014 01/02/2012 01/05/2014 04/02/2014 07/10/2014 29/12/2011 12/04/2012
US 2010-0173474 A1	08/07/2010	CN 101542714 A CN 101542714 B EP 2050133 A1 JP 2008-193034 A JP 4840174 B2 KR 10-2009-0115039 A TW 200834702 A US 7906410 B2 WO 2008-096542 A1	23/09/2009 26/01/2011 22/04/2009 21/08/2008 21/12/2011 04/11/2009 16/08/2008 15/03/2011 14/08/2008
US 2006-0261050 A1	23/11/2006	CN 1826206 A CN 1826206 B EP 1631415 A1 EP 1631415 B1 GB 0312469 D0 GB 2402230 A GB 2402230 B JP 2006-525874 A JP 4751319 B2 KR 10-1167140 B1 KR 10-2006-0009019 A MY 149114 A TW 1260843 B US 7858901 B2 WO 2004-105995 A1	30/08/2006 27/10/2010 08/03/2006 09/04/2008 09/07/2003 01/12/2004 03/05/2006 16/11/2006 17/08/2011 20/07/2012 27/01/2006 15/07/2013 21/08/2006 28/12/2010 09/12/2004
KR 10-2012-0023258 A	13/03/2012	None	