




INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁶ : G09G 5/00, 5/34, H04N 9/74, 9/75, H03M 1/80, 1/00		A1	(11) International Publication Number: WO 96/18991
			(43) International Publication Date: 20 June 1996 (20.06.96)
(21) International Application Number: PCT/US95/15610		(81) Designated States: AL, AM, AT, AU, BB, BG, BR, BY, CA, CH, CN, CZ, DE, DK, EE, ES, FI, GB, GE, HU, IS, JP, KE, KG, KP, KR, KZ, LK, LR, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, TJ, TM, TT, UA, UG, UZ, VN, European patent (AT, BE, CH, DE, DK, ES, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, ML, MR, NE, SN, TD, TG), ARIPO patent (KE, LS, MW, SD, SZ, UG).	
(22) International Filing Date: 12 December 1995 (12.12.95)			
(30) Priority Data:			
354,187	12 December 1994 (12.12.94)	US	
354,296	12 December 1994 (12.12.94)	US	
354,190	12 December 1994 (12.12.94)	US	
354,188	12 December 1994 (12.12.94)	US	
(71) Applicant: AURAVISION CORPORATION [US/US]; 47865 Fremont Boulevard, Fremont, CA 94538 (US).		Published With international search report. Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.	
(72) Inventors: KING, Sherman, T.; 2038 16th Avenue, San Francisco, CA 94116 (US). LEE, Tommy, C.; 60 Windsor Court, Danville, CA 94506 (US). WANG, Niantu; 824 Bolton Drive, Milpitas, CA 95035 (US). CHU, Yen-Fah; 1071 Wallace Drive, San Jose, CA 95120 (US). KIMURA, Scott, A.; 2178 Paseo Del Oro, San Jose, CA 95124 (US). HWANG, Guorjuh; 842 Canada Drive, Milpitas, CA 95035 (US).			
(74) Agents: OGONOWSKY, Brian, D. et al.; Skjerven, Morrill, MacPherson, Franklin & Friel, Suite 700, 25 Metro Drive, San Jose, CA 95110 (US).			

(54) Title: MULTIMEDIA OVERLAY SYSTEM FOR GRAPHICS AND VIDEO



(57) Abstract

The RGB analog signals generated by a VGA card (54) in a personal computer are applied to a first input of an analog multiplexer (70). The digital video data stored in a video memory buffer (62) on a video card is converted to RGB analog signals using a D/A converter (66), and these analog signals are applied to a second input of the analog multiplexer (70). An analog comparator (76) compares a preselected color key (78) to the analog output of the VGA card (54). A method for automatically aligning video data with a video window (56) on a display screen (58) in a multimedia system is also described.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	GB	United Kingdom	MR	Mauritania
AU	Australia	GE	Georgia	MW	Malawi
BB	Barbados	GN	Guinea	NE	Niger
BE	Belgium	GR	Greece	NL	Netherlands
BF	Burkina Faso	HU	Hungary	NO	Norway
BG	Bulgaria	IE	Ireland	NZ	New Zealand
BJ	Benin	IT	Italy	PL	Poland
BR	Brazil	JP	Japan	PT	Portugal
BY	Belarus	KE	Kenya	RO	Romania
CA	Canada	KG	Kyrgyzstan	RU	Russian Federation
CF	Central African Republic	KP	Democratic People's Republic of Korea	SD	Sudan
CG	Congo	KR	Republic of Korea	SE	Sweden
CH	Switzerland	KZ	Kazakhstan	SI	Slovenia
CI	Côte d'Ivoire	LI	Liechtenstein	SK	Slovakia
CM	Cameroon	LK	Sri Lanka	SN	Senegal
CN	China	LU	Luxembourg	TD	Chad
CS	Czechoslovakia	LV	Latvia	TG	Togo
CZ	Czech Republic	MC	Monaco	TJ	Tajikistan
DE	Germany	MD	Republic of Moldova	TT	Trinidad and Tobago
DK	Denmark	MG	Madagascar	UA	Ukraine
ES	Spain	ML	Mali	US	United States of America
FI	Finland	MN	Mongolia	UZ	Uzbekistan
FR	France			VN	Viet Nam
GA	Gabon				

MULTIMEDIA OVERLAY SYSTEM FOR GRAPHICS AND VIDEO

5

FIELD OF THE INVENTION

This invention relates to multimedia systems and, in particular, to an improved technique for merging graphics and video signals for display on a monitor.

10

BACKGROUND OF THE INVENTION

In a typical multimedia computer system, a conventional personal computer is augmented with a full-motion video card to display full-motion video images in a window on its display screen. The video information may be generated by any source. Still images, such as text, may be concurrently displayed outside the video window. Such a system offers enormous potential for educational applications and other interactive applications.

20

Fig. 1 illustrates a conventional multimedia circuit within a personal computer. The original full-motion video data may be in the form of a standard analog video signal such as in a National Television System Committee (NTSC) format or other format. Assuming the original video data is analog, this analog signal is then converted to a digital signal using an A/D converter 10. This digitized signal is then applied to an input of a full-motion video card 12 (which may or may not include the A/D converter 10). Such a video card 12 includes a full-motion video memory buffer 14.

25

30

The video card 12 is connected to a system bus 16. Also connected to bus 16 is a conventional VGA controller and frame buffer card 20. The VGA card outputs digital RGB graphics data (including clock data) to the video card 12 via a feature connector 21.

35

The digital full-motion video data contained in the video memory buffer 14 is multiplexed with the digital graphics data. This multiplexed digital data is then converted to RGB analog signals and applied to a
5 monitor via cables 23. The monitor then displays a full-motion video window along with graphics data outside the window.

If the video card 12 were not installed, the VGA card 20 would be connected to drive the monitor by RGB
10 analog signals directly outputted on leads 25. A conventional D/A converter in VGA card 20 converts the digital output of the VGA frame buffer to analog RGB signals on leads 25.

The personal computer's CPU 22 is connected to the
15 system RAM 24, and the CPU 22 is connected to bus 16 for controlling, among other things, the operation of the video card 12 and VGA card 20.

Fig. 2 illustrates in more detail the video card 12 and its interaction with the VGA card 20 and monitor
20 30. Repeated elements from Fig. 1 are identified with identical numerals. The display monitor 30 may display on the order of 800 x 600 pixels or more. The frame buffer in the VGA card 20 and the video memory buffer 14 contain storage locations which are typically bit-
25 mapped to the display screen so that the storage locations have a one-to-one correspondence with the pixels in the display monitor 30. Therefore, proper timing of the video and graphics signals is critical to obtain the desired display of video and graphics data.

30 An input port 32 on the motion video card 12 receives analog or digital motion video information from a VCR, laser disk, CD ROM, television, or any other video source. This information is then converted into the proper digital format and applied to a
35 vertical and horizontal scaler 34. The vertical and horizontal scaler 34 is controlled by signals on a

control line to reduce (if desired) the pixel size (width x height) of the incoming video image so that the motion video image can be displayed in a small window 36 on the display monitor 30. The original
5 video image (e.g., 640 x 480 pixels) may be scaled down by dropping lines of pixels to reduce the vertical height and by dropping pixels along a horizontal line to reduce the horizontal width of the video image. Such scaling also reduces the required size of the
10 motion video memory buffer 14 and its peak bandwidth demands.

This scaled video data is then buffered by a first-in/first-out (FIFO) buffer 37. FIFO buffer 37 is also used to synchronize the video data with the memory
15 buffer 14 clock. The data outputted by FIFO buffer 37 is then stored in the memory buffer 14, which may be a VRAM or DRAM, in a bit-mapped arrangement.

The digital data from the VGA card 20 and the digital full-motion video data from the memory buffer
20 14 are then multiplexed by a digital multiplexer 38, which is controlled to pass the full-motion video data to the display monitor 30 at the proper time.

A horizontal and vertical expander may be used at the output of the memory buffer 14 to increase the
25 pixel size of the video image. Additionally, a FIFO buffer may be inserted between the memory buffer 14 and the multiplexer 38.

The resulting multiplexed data stream outputted from multiplexer 38 is converted to RGB analog signals
30 by the D/A converter 40 and then applied to the display monitor 30 to display a full-motion video window 36 along with graphics data. If we assume that the incoming video pixel size was scaled down by half in each dimension, to 320 x 240 pixels, a full-motion
35 video window 36 of 320 x 240 pixels will be displayed by the display monitor 30.

At appropriate times during the raster scanning of the display screen, the multiplexer 38 is controlled by a signal on control line 44 to output either the digital graphics data or the video data to the display monitor 30 for display. The multiplexer 38 should be timely controlled so that the full-motion video image is aligned within the rectangular window 36 on the display screen. The position and size of the window 36 is chosen by the user with the aid of a mouse or keyboard. The Windows™ program by Microsoft provides such a multimedia feature. The application program may, instead, automatically select the size and position of the window 36. The program typically automatically controls the scaler 34 and memory controller for the video memory buffer 14 so that the size and location of the video data stored in buffer 14 corresponds with the position and size of window 36.

The control of multiplexer 38 to properly position video window 36 on the display screen is typically accomplished as follows.

Using the Windows™ program, the size and location of the full-motion video window 36 may be programmed by the user using a selected color key. The digital RGB signals corresponding to the selected color key are then stored in the VGA frame buffer (in VGA card 20) as a rectangular block which is bit-mapped to the display pixels corresponding to window 36 in Fig. 2. The selected color key value is also applied to an input of a digital comparator 46 along with the digital output of the VGA card 20. When the digital RGB signal outputted from the VGA card 20 matches the previously selected color key, the comparator 46 switches multiplexer 38 to pass the full-motion video data to the D/A converter 40. The timing of the video memory buffer 14 must be synchronized with the VGA frame buffer, otherwise the video data intended to be

displayed within window 36 will not be aligned within the window 36.

Other methods exists to control the overlay of a motion video window 36 on a display screen. However, using a color key is one of the simplest and most popular methods.

It is also known to control multiplexer 38 by detecting when a chroma key value outputted by video memory buffer 14 matches a pre-selected chroma key value. When this chroma key value is detected in the video stream, multiplexer 38 is then controlled to pass the graphics data from the VGA card 20 to the D/A converter 40. This operation is called a chroma key overlay. For example, the color blue may be selected as the chroma key value so that the blue color in the original video picture will be replaced with the graphics data outputted by the VGA card 20. In the personal computer arena, however, the graphics data is usually in the background, and the video window 36 will be the overlay.

Since the personal computer graphics data is provided to the video card in a digital form, the video overlay process is conducted in the digital domain. However, in today's personal computer technology, the video overlay system and method described with respect to Fig. 2 posts several limitations.

Typically, the motion video card 12 is provided separately from the VGA card 20, and these cards are provided by a variety of manufacturers. The transmission of digital graphics data to the motion video card 12 is by means of a feature connector 21, which has a speed limitation of only about 30 MHz. Today's computer graphics displays can accept analog signals from a VGA card (via RGB leads 25 in Fig. 1) at about 135 MHz. Thus, resolution and color quality is reduced by limiting the bandwidth of the graphics data

from 135 MHz to 30 MHz in order to operate the VGA card 20 in conjunction with the motion video card 12.

Because of this speed limitation of the feature connector 21, most video add-on products are designed
5 to perform only up to about 45 MHz.

Interfacing with the feature connector 21 also creates severe graphics compatibility problems. The digital graphics data to be transferred over the feature connector 21 can be in an 8-bit, 15-bit, 16-
10 bit, or 24-bit format, depending on the color quality provided by the VGA card. The setup and hold times of the pixel clock are different due to the VGA card being manufactured by different manufacturers. In order to reduce compatibility problems due to the variable data
15 formats and clock parameters, the motion video card 12 has to re-buffer or re-generate the clock and data signals provided by the VGA card 20. This increases the cost and complexity of the motion video card 12.

What is needed is a new system and technique for
20 an improved video overlay system which allows the highest quality images to be displayed on a monitor with little or no increase in cost and which reduces the compatibility problems between today's VGA cards and motion video cards. This improved system should
25 also overcome previous problems with misalignment between the video data and the intended video overlay window on a display screen.

SUMMARY

30 The above-described limitations on picture quality (due to the limited bandwidth of the feature connector) and the compatibility problems between VGA cards and video cards are avoided using the present invention. The present invention overcomes these problems by not
35 using the VGA card's feature connector to interface with a video card.

In the preferred embodiment, the RGB analog signals generated by the VGA card are applied to a first input of an analog multiplexer. The digital video data stored in the video memory buffer is
5 converted to RGB analog signals using a D/A converter, and these analog signals are applied to a second input of the analog multiplexer. An analog comparator compares a preselected color key to the analog output of the VGA card. When there is a match, the analog
10 comparator controls the multiplexer to pass the analog video data to the monitor for display. When the color key is not detected, the data from the VGA card is transmitted to the monitor for display.

Since the RGB analog output of the VGA card and
15 the analog video signals must be in a standard RGB format necessary for driving the monitor, there will be no compatibility problems between the VGA card and the video card. The required RGB format for a particular monitor size is well known.

20 A special analog comparator is used to insure that any drifts in the analog output of the VGA card (causing a drift in the color key) will not adversely affect the operation of the video overlay system. An improved D/A converter is also described for converting
25 the digital output of the video card to an analog output compatible with the analog output of the VGA card. A self-adjusting color key detection system is also described which periodically adjusts the video card's color key detector using a feedback mechanism so
30 that any drifts in the analog color key will not cause the color key to be outside the range of the detector.

An automatic alignment method is also described for automatically aligning the video data with respect to the intended video window, as determined by the
35 color key output of the VGA card. This automatic alignment method generates an offset signal for the

video memory buffer timing when the zero position (corresponding to pixel zero/line zero on the display screen) in the video memory buffer differs from the zero position in the VGA frame buffer. This offset is
5 then used to adjust the zero position in the video memory buffer.

Other features for improving the video overlay precision and the quality of the displayed image are also described.

10

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a block diagram of a conventional personal computer incorporating a full-motion video controller card to provide the personal computer with a
15 multimedia capability.

Fig. 2 is a block diagram illustrating in greater detail selected portions of the video card and the video overlay circuitry.

Fig. 3 is a block diagram of a full-motion video controller card in accordance with one embodiment of
20 the invention and its connection to a VGA card and monitor.

Fig. 4 is a block diagram illustrating the preferred embodiment analog multiplexer and the
25 preferred embodiment analog comparator for use in the system of Fig. 3.

Fig. 5A is a block diagram illustrating a preferred embodiment D/A converter for use in the system of Fig. 3.

30 Figs. 5B, 5C, and 5D are schematic diagrams illustrating circuits which may be used to implement the D/A converter of Fig. 5A.

Fig. 6 is a flowchart illustrating the basic steps used to automatically identify a color key.

Fig. 7 is a block diagram illustrating one embodiment of a system for automatically aligning video data within a video window.

Fig. 8 is a flowchart illustrating the basic steps used to automatically align outputted video data with a video window.

Figs. 9A and 9B illustrate the misalignment and alignment, respectively, of the video data and video window on a display screen.

Figs. 10, 11A and 11B illustrate a novel data transfer system and format for interfacing a personal computer with a motion video card.

Fig. 12 is a functional block diagram of a monolithic video controller chip which controls a video memory buffer and which performs the automatic detection and alignment functions described herein.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Fig. 3 is a block diagram illustrating one embodiment of the present invention. The construction of the individual circuits in Fig. 3 which are not described herein in detail may be conventional and well understood by those skilled in the art after reading this disclosure.

In Fig. 3, digital motion video data, such as outputted by the A/D converter 10 in Fig. 1, is applied to the input 50 of a vertical and horizontal scaler 52. This scaler 52 is, in the preferred embodiment, formed on a motion video card along with the other circuit blocks shown in Fig. 3 except for the VGA card 54 and VGA card clock 56. The digital motion video data may contain RGB data for controlling, for example, 640x480 pixels per frame.

The vertical and horizontal scaler 52 is used to reduce the original pixel size from 640x480 to, for example, 320x240 to limit the bandwidth of the data and

to provide a video pixel size corresponding to the size of the motion video window 56 to be displayed on a standard VGA monitor 58. The scaler 52 is clocked using the clock derived from the original video data.

5 A first-in/first-out (FIFO) buffer 60 is used to temporarily store the scaled video data to accommodate the timing differences between the scaler 52 and a motion video memory buffer 62. The buffering and synchronization function performed by FIFO buffer 60 is
10 conventional and will not be discussed herein in detail. The patent documents previously identified provide additional detail regarding the functions of the scaler 52 and FIFO buffer 60, and their interaction with the memory buffer 62.

15 The data outputted from FIFO buffer 60 is applied to the input of the video memory buffer 62, which may be a DRAM or VRAM or other suitable memory. The memory buffer 62 is controlled by a memory controller 63. The memory controller 63 coordinates the input and output
20 of data to and from video memory buffer 62 as well as the sequential addressing of video memory buffer 62 so that the video data is bit-mapped to the display screen. The function and operation of memory controllers for controlling a video memory buffer are
25 well known. A video clock 64 controls the input and output timing of video data in accordance with the well known raster scanning requirements of monitor 58. A FIFO buffer may be inserted after the video memory buffer 62 if necessary to reduce the peak bandwidth
30 demands on the video memory buffer 62. The FIFO buffer would then be clocked by a pixel clock outputted by video clock 64. A D/A converter 66 converts the digital RGB video signals to analog RGB signals having a format and signal parameters substantially identical
35 to the format and signal parameters of the analog output of the VGA card 54. These standard analog

signals are those necessary to drive a conventional monitor 58.

The analog output of the D/A converter 66 is then applied to a delay circuit 68, which may be any
5 conventional analog delay circuit, to accommodate the delay in controlling analog multiplexer 70. The analog output of the delay circuit 68 is applied to an input of analog multiplexer 70.

A conventional VGA controller/frame buffer card 54
10 (hereinafter referred to as VGA card 54) is clocked using a local clock 56 residing on card 54. The clock 56 generates the RGB pixel clock along with the vertical and horizontal synchronization pulses necessary to control the raster scanning of monitor 58.
15 This conventional VGA card contains a feature connector which is shown in Fig. 1 as connector 21. This feature connector 21 is used in today's multimedia systems for transmitting the digital graphics data, clock, and synchronization information to conventional motion
20 video cards. As previously described with respect to Fig. 1, this feature connector only has a bandwidth on the order of 30 MHz. The conventional VGA card 54 also has RGB analog output leads 72 intended for use when the VGA card 54 drives a monitor directly and no motion
25 video card is connected in the system. These analog signals are on the order of 135 MHz and provide a higher quality signal (color and resolution) than the digitized signal outputted by the feature connector 21 in Fig. 1. A conventional D/A converter in the VGA
30 card converts the digital graphics data outputted by the VGA frame buffer to analog signals outputted on leads 25.

In the preferred embodiment system of Fig. 3, the feature connector on the conventional VGA card 54 is
35 not used. Instead, the analog RGB output on lines 72 of the VGA card 54 is connected to a delay circuit 74,

and the delayed analog RGB signal is applied to a second input of the analog multiplexer 70. The delay circuit 74 is a conventional analog delay circuit and provides sufficient delay to take into account the
5 delay in controlling the analog multiplexer 70. The analog RGB output signals of the VGA card 54 on lines 72 are also connected to an input of an analog comparator 76.

In the preferred embodiment operation, it is
10 assumed that the user selects a position and size of the video window 56 and selects a digital color key value for controlling the multiplexing of the video and graphics data streams. The color key value is typically eight bits. The position and size of the
15 video window 56 and the color key may be selected using the Windows™ program in a conventional manner. The personal computer, in conjunction with the VGA circuitry, automatically stores the selected color key value in those storage locations in the VGA frame
20 buffer corresponding to the size and position of the intended video window 56.

In one embodiment, the selected position and size information for the video window 56 may also be used by the memory controller 63 to store bit-mapped video data
25 in those storage locations of the video memory buffer 62 corresponding to the pixels in video window 56. In the preferred embodiment, however, the timing of the video memory buffer 62 is automatically offset so that video data is outputted at precisely the right time to
30 coincide with the occurrence of the color key outputted by the VGA card 54 on lines 72. This automatic offset will be discussed in greater detail later with respect to Fig. 8.

In one embodiment, the selected digital color key
35 value (in an RGB format) is applied to an input 78 of D/A converter 80. D/A converter 80 converts this

digital color key value to an RGB analog value and applies this value to an input of analog comparator 76. Analog comparator 76 then detects whether there is a match between the preselected color key value and an RGB color signal on the analog output lines 72 of the VGA card 54. In an alternate embodiment, a narrow color key range is provided to the analog comparator 76, and analog comparator 76 determines whether an analog color signal on lines 72 is within the preselected range. By identifying a range of color keys, slight drifts in the analog output of VGA card 54 will not affect the detection of a color key signal on lines 72.

If the analog comparator 76 then detects a match between the preselected color key value and the analog output on lines 72 or if the analog output on lines 72 is within the predetermined color key range, the analog comparator 76 controls the analog multiplexer 70, via control line 82, to pass the analog RGB video signal (outputted by delay circuit 68) to the input of monitor 58 through amplifier 84. When analog multiplexer 70 is thus controlled, the motion video picture is displayed in the video window 56 instead of the color key value outputted by VGA card 54. If there is no match between the preselected color key and the analog signal on lines 72 or if the color signal on lines 72 is not within a preselected color key range, the analog multiplexer 70 is controlled to pass the RGB analog output of delay circuit 74 to monitor 58 through amplifier 84. The delay provided by analog delay circuits 68 and 74 takes into account the delay incurred by the analog comparator 76 and analog multiplexer 70 in detecting a color key and switching between the two data sources. This delay will normally range between 0.5 to 2 pixel clock cycles.

The VGA card 54/56 and the motion video card containing the other circuitry in Fig. 3 are programmed by the personal computer housing the cards via a bus similar to bus 16 in Fig. 1. The interface between the system bus and the video card is described with respect to Fig. 12.

Thus, a multimedia system has been described which eliminates compatibility problems with VGA cards and video cards and greatly improves the quality of the displayed graphics and video data by not limiting the signal bandwidth to that provided by the feature connector 21 in Figs. 1 and 2.

Ideally, the motion video data in video memory buffer 62 is outputted so that the desired motion video signals will be applied to monitor 58 at the precise time that the color key is being outputted by delay circuit 74; otherwise, the displayed motion video data will not be aligned within the allocated video window 56. Misalignment between the video data and the video window 56 will be perceptible to a viewer of the display screen. A cure for such misalignment will be described later. Other potential problems inherent in processing analog information, such as drift and synchronization problems, will also be discussed later along with a cure for these problems.

Fig. 4 illustrates a preferred embodiment of the D/A converter 80, analog comparator 76, and analog multiplexer 70 in Fig. 3. Although the user designates a particular color key (using, for example, the Windows™ program) which is digitally encoded in an RGB format, this color key in analog form may drift slightly from the intended digital color key value. In the particular embodiment shown in Fig. 4, a range of color key values are applied to an input of the D/A converters designated within D/A/ converter block 80. This range of color key values takes into account any

possible drift in the analog output of the VGA card 54 due to temperature variations and other well known causes. Thus, referring to Fig. 4, the selection of a digital RGB color key value is automatically converted to maximum and minimum digital color key values which would be acceptable given anticipated variations in the analog signal on lines 72 in Fig. 3. Such maximum and minimum values may be automatically generated by adding or subtracting a certain value (e.g., ± 3) from the originally selected color key value. These maximum and minimum RGB color key values are stored in registers 90-95 in Fig. 4, where the high and low color key values for the red analog signal are stored in registers 90 and 91, respectively; the high and low color key values for the green analog signal are stored in registers 92 and 93, respectively; and the high and low values of the blue analog signal are stored in registers 94 and 95, respectively.

The digital color key values stored in registers 90-95 are applied to the respective inputs of the D/A converters in D/A converter block 80 in Fig. 4, and the analog outputs of those D/A converters are applied to the inputs of the analog comparators 106-111 in analog comparator block 76. The comparators 106-111 compare the maximum and minimum analog RGB color key values with the red, green, and blue analog values on lines 97, 98, and 99, respectively, outputted by the VGA card 54 (lines 97, 98, and 99 are included in the RGB lines 72 in Fig. 3). If the analog signals on lines 97, 98, and 99 are all simultaneously within the ranges of the red, green, and blue color keys stored in registers 90-95, a high signal will simultaneously appear on lines 102, 103, and 104, connected to the outputs of comparators 106-111. AND gate 114 will then output a high signal on line 82, indicating that the analog RGB signal on lines 97-99 meets the color key criteria for

switching the analog multiplexer 70 to pass the motion video data to the monitor 58. A pixel clock (PCLK) on line 115 is generated on the video card and clocks AND gate 114.

5 If desired to eliminate any adverse effects from reference level drift in D/A converters 80 and comparators 106-111, the D/A converters 80 and comparators 106-111 may perform a DC restore operation during each vertical blanking period pursuant to a DC
10 restore signal on line 113. During this vertical blanking period (after a vertical sync pulse), the D/A converters 80 and comparators 106-111 will reset their own reference levels based on the known RGB blank
15 signal levels on VGA output lines 97-99. This ensures that comparators 106-111 will accurately compare the RGB magnitudes of the VGA analog signal and the analog color key values. Such a resetting feature may be
implemented in a variety of ways using conventional techniques.

20 Fig. 4 also shows the output of AND gate 114 being connected to a control input of analog multiplexer 70, shown within a dashed line. Multiplexer 70 consists of three multiplexers 116, 117 and 118 for switching the red, green, and blue analog output signals,
25 respectively. To respective inputs of multiplexers 116-118 are applied the delayed VGA analog RGB graphics signals from delay circuit 74 on lines 120, 121, and 122. A second input to multiplexers 116-118 receives the delayed analog RGB video signals (outputted from
30 delay circuit 68 in Fig. 3) on lines 124, 125, and 126.

 The analog RGB outputs of multiplexers 116-118 are then applied to the input of amplifier 84 in Fig. 3 for subsequent application to the input of monitor 58. The analog multiplexers 116-118 and the amplifier 84 should
35 be designed to not degrade the quality of the 135 MHz

analog output of the VGA card 54 or the analog video data.

In a preferred embodiment, the switching of the analog multiplexer 70 between the video data and the graphics data is completed within one pixel clock
5 period so that there will be no gap between the displayed VGA graphics data and the video data within the window 56. This sharp transition will be referred to as the sharp mode and is used for the color key
10 overlay feature.

In the above-described embodiment, the color key value may be any value and not necessarily a value representing a particular color.

Also shown in Fig. 4 is an RGB video signal line
15 134 into the analog comparator 76 which is used for determining when the video data matches a preselected chroma key. When this matching of the chroma key and the video data occurs, the analog multiplexer 70 is controlled to then pass the VGA graphics data to
20 amplifier 84. Detection of the video data may be performed by comparing an analog output of the D/A converter 66 (Fig. 3) to a selected chroma key using an analog comparator similar to the analog comparator 76 shown in Fig. 3. A range of chroma keys may be
25 preselected in a manner similar to the selection of a range of color keys described with respect to Fig. 4. The circuits used to generate the chroma key signal on control line 82 may be virtually identical to the circuits used to generate the color key signal on line
30 82.

If it were desired to generate the chroma key signal using digital processing, the digital output of the video memory buffer 62 (or a FIFO buffer) would be simply compared to the preselected digital chroma key
35 value to detect a match.

When using the chroma key overlay feature, it is not desirable to switch the analog multiplexer 70 within one pixel clock, since this would give rise to perceptible aliasing and Moiré effects on the display screen. Hence, when the chroma key is used, the analog multiplexer 70 should provide a smooth transition between the video data and the graphics data. This transition should be linearly smooth over two to thirty-two pixel clock cycles. During this period, the graphics data and video data are blended together and gradually switched. This also reduces false keying due to the video noise. This smooth control of the analog multiplexer 70 in the chroma key overlay mode may be implemented by placing a capacitor between the control line 82 and a reference voltage.

One skilled in the art may easily fabricate the various blocks shown in Fig. 4 using conventional circuit techniques.

Fig. 5A illustrates an improved D/A converter which may be used as the D/A converter 66 in Fig. 3. Conventional D/A converters are simply a collection of current elements, where each current element is assigned to one of the digital bits applied to the inputs of the D/A converter. The level of current provided by each current element is fixed and is related to the intended value of its associated digital bit. Each logical "1" digital bit applied to the D/A converter causes its associated current element to be connected to a common node. The sum of these currents produce an analog signal corresponding to the multi-bit digital value applied to the D/A converter. These current elements must be precise in order to produce accurate and reliable conversions. The most common D/A converters use a fixed current source assigned to each of the digital bits. The value of these current sources are not intended to be user-changeable..

In the prior art D/A converters used in personal computer multimedia applications, such as D/A converter 40 in Fig. 2, the digital bits applied to the D/A converter contain the digital information needed to control the red, green, and blue pixels on the monitor. In these conventional D/A converters, to increase the brightness level of the picture, the digital bits themselves are modified to increase their digital value so that a higher analog amplitude will be outputted from the D/A converter to increase the brightness level of the red, green and blue pixels. This requires additional computation by the processor which generates these digital values.

Fig. 5A illustrates an improved D/A converter for the red, green, and blue video pixel data streams. This converter obviates the need for any processor to perform additional computations when changing the brightness, contrast, or saturation level of the display. The D/A converter of Fig. 5A uses adjustable current sources whose current output levels are controlled using a separate D/A converter. The particular D/A converter shown in Fig. 5A processes six bits of red, green, and blue pixel data during each pixel clock cycle.

The incoming digital red, green, and blue pixel data are provided on lines 140, 141, and 142, respectively, from the motion video memory buffer 62 in Fig. 3 or a FIFO buffer connected to the output of memory buffer 62. These digital signals are clocked into the inputs of D/A converters 146, 147, and 148, associated with the red pixels, green pixels, and blue pixels, respectively. The pixel clock signal on line 150 may be generated on the video card using the vertical and horizontal synchronization signals outputted on lines 72 from the VGA card 54. The pixel clock controls switches 151, 152, and 153 to pass the

red, green, and blue digital bits to the respective D/A converters 146-148.

The outputs of D/A converters 146-148 are analog RGB signals corresponding to the digital signals applied to their inputs. The magnitudes of these analog output signals are determined by the current source elements in each of the D/A converters 146-148, where these current source elements are represented by the variable current source 156. In contrast to the prior art D/A converters which provide fixed current sources for each D/A converter, the currents provided by the various current sources represented by current source 156 are adjustably set by the output of D/A converter 158. Digital signals provided by the level select circuit 160 correspond to the desired brightness level of the display. For a high brightness level, a corresponding digital signal is outputted from the level select circuit 160 and converted into a relatively high amplitude analog signal by D/A converter 158. This high output of converter 158 then causes the currents outputted by the current sources 156 to increase to thus cause the analog outputs of D/A converters 146-148 to increase by approximately the same proportion. Thus, using this device, when brightness is to be changed, only the reference level provided by current sources 156 is changed instead of changing the incoming pixel data on lines 140-142.

In the preferred embodiment, the level select circuit 160 contains a 6-bit register to provide 64 levels of brightness.

Timer 162, clocked by the vertical sync pulse on line 164, can be used to perform a video fading function, where timer 162 can be programmed to fade-in or fade-out from anywhere between 0 to 4 seconds. Timer 162 would raise or lower the digital value in the level select circuit 160 from an initial brightness

value to 0 or from 0 to a final brightness value. Each application of a vertical sync pulse on line 164 clocks the timer 162.

In contrast to the function of timer 162, the conventional way of performing fading is to change the pixel bit values directly, which entails additional processor calculations. Typically, the pixel bit values are changed by doing simple bit shifting; however, this bit shifting causes the brightness to change exponentially. Timer 162 allows the brightness level to linearly change, which is much more appealing.

In the preferred embodiment, there is a separate and independent level select circuit 160, D/A converter 158, and adjustable current source 156 associated with each of the D/A converters 146-148. Thus, the red brightness, green brightness, and blue brightness may be performed independently. Therefore, this digitally controlled D/A converter of Fig. 5A can also be used to adjust the color balance between the red, green, and blue pixels. Timer 162 may be commonly connected to each of the level select circuits 160 to perform uniform fade-in for each of the pixel colors.

Fig. 5B is a schematic diagram illustrating a single one of the D/A converters 146, 147, or 148 and its associated adjustable current sources 156. As shown in Fig. 5B, each of the current sources 156 provides a relative current output which is dependent upon its bit assignment. Digital bits are applied to respective ones of switches 168, where the energized switches pass the current from their associated current source to a common output 170, representing the analog output of the inputted digital data. Each of the current sources 156 in Fig. 5B are variable in accordance with the output of the D/A converter 158 in Fig. 5A. For each 6-bit D/A converter 146-148, six

variable current sources 156 and six switches 168 would be used.

Fig. 5C illustrates one of the many ways to adjust the output current of a current source. Fig. 5C illustrates only a single variable current source for simplicity; each of the current sources 156 in Fig. 5B would have a similar configuration. As shown in Fig. 5C, a fixed current source 163 provides a first fixed current I_1 . A control signal on line 172 (generated by D/A converter 158) adjusts the analog resistance of a conventional variable resistor 174. Variable resistor 174 may be an active element, such as a transistor. The variable resistor 174 forms part of the adjustable current source and draws a portion I_2 of the current I_1 provided by the fixed current source 163. The current which now passes through switch 168 will be I_3 . If each of the switches 168 in Fig. 5B are identical, then each may use an identical variable resistor 174 controlled by an identical control signal on line 172.

Fig. 5D illustrates another example of an adjustable current source which may be used in the circuit of Fig. 5A. Each of the adjustable current sources shown in Fig. 5B may be itself a D/A converter whose current output is dependent upon a digital signal applied to each of switching transistors 176 in Fig. 5D. Thus, the available current through each of transistors 168 would be dependent upon the digital value applied to switching transistors 176. Hence, the adjustable current source shown in Fig. 5D acts as both the D/A converter 158 and the variable current source 156 shown in Fig. 5A. For a 6-bit D/A converter 158, there would be six switching transistors 176 and six fixed current sources 177 associated with each transistor 168. The same 6-bit digital value outputted by level select circuit 160 may be applied to each of the six sets of transistors 176 in Fig. 5D.

An improved method and system for detecting an analog color key outputted by VGA card 54 in Fig. 3 will now be described. In conventional multi-media systems, a digital color key is preselected by the user
5 (or automatically selected) and, when a matching digital color value outputted by the VGA card's feature connector is detected, the motion video data is then applied to the monitor instead of the graphics data. The video image is thereby displayed within a video
10 window determined by the color key. However, when only the analog output of the VGA card is detected for the presence of the color key, such as with the system of Fig. 3, drifts in the analog signal may cause the intended color key to be difficult to detect. The
15 analog comparator shown in Fig. 4 uses a range of color keys to take into account this possible drift in the analog color key so that if the analog color key falls within a selected range, the video data is applied to the display.

20 Another way to accurately detect the intended color key despite drifting of the color key signal is described with respect to Fig. 6. Fig. 6 is a flow diagram illustrating the basic steps used in this dynamic process. The various steps described in Fig. 6
25 may be easily implemented in software and by using conventional circuit techniques.

In step 1 of the illustrative process, the user selects a VGA color key using conventional techniques, such as offered by the Windows™ program. Although
30 detection of a color key for overlaying a video window on a graphics display will be specifically described in this example, this process equally applies to detecting a chroma key outputted by the motion video card.

In step 2, the user selects the video window size and position using conventional techniques, such as by
35 using the Windows™ program. This step may also be

performed automatically by a multimedia applications program.

The following steps are now performed automatically under software control without user
5 intervention.

In step 3, an upper color key value register and a lower color key value register in the video card are reset so that the upper color key value is the highest possible color key value (e.g., 256) and the lower
10 color key value is the lowest possible color key value (e.g., 0). This step sets the maximum color key value range, in a digital form, within the color key identifier portion of the video card.

In step 4, the VGA card is then programmed and
15 controlled to output an entire frame of the analog color key signal at a designated time. In another embodiment, this analog color key signal may also be outputted for a different time period and may not necessarily take up an entire frame. This color key
20 will be displayed on the monitor for a short interval; however, this short interval will not be perceived by the user. To implement step 4, the analog color key signal may be inserted into the VGA frame buffer output or the VGA frame buffer may be itself loaded with the
25 color key value.

In step 5, this outputted analog color key is applied to an input of the video card, and this analog color key signal is detected by the video card at the designated time. The personal computer may commonly
30 control the VGA card and video card to perform this color key adjustment process, or a timer in the VGA card and video card may dictate when this color key adjustment process is to be performed.

In step 6, a determination is made whether the
35 detected analog color key signal outputted by the VGA card is within the present color key identifier range

set by the color key values within the upper and lower color key registers. The color key registers, D/A converters, and the comparators described with respect to Fig. 4 may be used for this process. If the
5 detected analog color key signal is within the present range, a determination is made in step 7 whether the color key range has been narrowed to one. If not, the process continues to step 8 where the color key identifier range is limited to the upper one-half or
10 lower one-half of the present range, depending on which half of the present range contains the color key. Similarly, if the detected color key is outside the present range, the process proceeds to step 9 where a determination is made as to whether the range has been
15 limited to one. If not, the process continues to step 8.

After adjustment of the color key range, the adjusted color key values are then loaded into the upper color key value register or the lower color key
20 value register, as appropriate, within the video card. Alternatively, this color key range limiting step may limit the color key identifier range to any subset of the previous range.

An iterative range-reducing loop then occurs
25 between step 8 and 6 until the color key range is narrowed to one. If the range is narrowed to one and the VGA analog output matches the adjusted digital color key value, that digital color key value is retained as the final color key identifier value. If
30 the range is one and the VGA output does not match the adjusted digital color key value, a color value of one is simply added to or subtracted from the color value (step 10) to cause that value to match the VGA output value. This digital color key value is then retained
35 as the final color key. Alternatively, once the range has been narrowed to one, the range may be slightly

broadened to encompass the analog output of the VGA card and allow for very slight drifts in the analog output which may occur prior to the next recalibration cycle.

5 In step 11, the normal operation of the multimedia system is then begun or resumed using the stored color key as the video overlay color key, as described with respect to Figs. 3 and 4, where this color key would be applied to input 78 of the D/A converter 80 in Fig. 3.

10 The total time taken for the video card to perform steps 3-10 is less than 200 microseconds. This is much less than a single frame period of approximately 30 milliseconds.

 In step 12, it is determined whether a
15 predetermined time has passed for recalibrating the color key. If this time has passed, the process is looped back to step 3. If the predetermined time has not passed, the normal multi-media operation is continued. This predetermined time can be determined
20 empirically based upon the rate of potential drift in the analog signals. This predetermined time period may range, for example, between 10 seconds to 1 hour.

 The circuitry used to implement the process of Fig. 6 may utilize a simple programmed processor along
25 with the circuitry shown in Figs. 3 and 4. The automatic identification of an analog chroma key value may be performed by using a process virtually identical to that of Fig. 6, where the video memory buffer is controlled to output an analog chroma key, and a chroma
30 key detection circuit narrows a chroma key range until it matches the analog chroma key output of the video memory buffer.

 In conventional multimedia systems, there is frequently misalignment between the video window in the
35 graphics display (determined by the VGA color key) and the video data to be displayed within the window. Such

misalignment results in the intended boundaries of the video data not matching the boundaries of the video window. Such misalignment may even occur when the color key detection circuitry is operating perfectly.

5 To correct this misalignment in conventional systems, the user must take steps to manually adjust (e.g., by using a mouse) the timing offset (e.g., zero point offset) of the video memory buffer so that the desired video data is outputted at the same time that the VGA

10 frame buffer is outputting the color key. The zero point of the video memory buffer and the VGA frame buffer can be envisioned as the storage location in the buffer corresponding with the first pixel to be scanned on the display screen at the beginning of a frame.

15 This misalignment between the video picture and the video window may be caused by a number of factors. For example, the size of the video memory buffer may be smaller than the frame buffer size, and the video buffer requires an initial zero point offset. Also,

20 there may be unanticipated delay between the detection of a color key and the switching of the multiplexer which switches between the video data and the graphics data. Another cause of this problem stems from the fact that the graphics data and video data are clocked

25 using different clocks and these clocks may drift apart. Due to any one of these various causes, manual intervention is needed to adjust the zero point timing of the video memory buffer to align the video data within the video window.

30 The circuit of Fig. 7 automatically detects this misalignment between the color key signal, outputted by the VGA card, and the video output. This circuit of Fig. 7 operates by automatically detecting the horizontal and vertical misalignment between the color

35 key and the video output and then incrementally adjusting the video memory buffer's zero point offset

until no misalignment is detected. The preferred embodiment of Fig. 7 will be described with respect to the flowchart of Fig. 8.

5 In step 1 of Fig. 8, a VGA color key is selected either automatically or by the user as previously described. This color key is the signal used to signal the analog multiplexer 70 in Fig. 3 to switch between the video and graphics data.

10 In step 2, a chroma key is selected either automatically or by the user and, in this particular example, will be used for the express purpose of aligning the video window and the video data on the display screen.

15 In step 3, the user (or the application program) selects the desired video window size and position using conventional techniques. This automatically controls the VGA frame buffer to store the color key in the portion of the frame buffer corresponding to the video window.

20 In step 4, the video memory buffer is automatically controlled to store the chroma key in those storage locations of the video memory buffer where the video data is to be later stored for display in the video window.

25 In step 5, the data in the VGA frame buffer and video memory buffer are outputted.

30 In step 6, the output of the VGA card, which may be analog or digital, is compared to the selected color key using the color key comparator 180 in Fig. 7. A detection of the color key transmitted in the VGA data stream causes the output of the color key comparator 180 to go high. The compare and hold circuit 182 effectively identifies the starting position (line and pixel) of the color key (or video window) on the display screen. Such identification of the line and pixel location may be a count stored in a line counter

35

and pixel counter. The graph within the block 182 shows that the VGA color key began at line 200 and at pixel position 400.

5 In step 7, conducted concurrently with step 6, the output of the video memory buffer is compared to the selected chroma key value by the chroma key comparator 184 in Fig. 7. The detection of the chroma key value in the video data stream causes the output of the chroma key comparator 184 to go high.

10 In the particular example illustrated within block 182, this detected chroma key value was detected at a time coincident with the scanning of line 300/pixel 500 of the display monitor. This value is held until the compare and hold circuit 182 is reset by
15 a reset signal applied to input 186.

The vertical synchronization pulse, horizontal synchronization pulse, and pixel clock are applied to inputs 187, 188, and 189, respectively, to enable the circuit 182 to detect the relative positions of the
20 color key and chroma key with respect to the display screen.

In step 8, the compare and hold circuit 182 now compares the chroma key position to the color key position in both the vertical (line) and horizontal
25 (pixel) directions and generates a vertical and horizontal offset value.

In one embodiment, this offset is generated as follows. In the example of Fig 7, the color key was detected at line 200 and the chroma key was detected at
30 line 300. Thus, the top of the video window (color key) was detected as occurring earlier than the top of the chroma key (which will eventually be replaced by the video data). This causes a top early bit on terminal 190 to be set as a 1 bit.

35 In the horizontal direction, the color key was detected at pixel 400 while the chroma key was detected

at pixel 500. Thus, the left portion of the video window occurred earlier than the left portion of the chroma key, and a left early bit on terminal 192 will be set to a 1 bit.

5 In the preferred embodiment, the sizes of the color key block and chroma key block may also be adjusted to make these sizes equal for a precise overlap of the video data and video window. In the particular example of Fig. 7, the color key terminated
10 at line 400 and pixel 600, which are both prior to the termination of the chroma key block on line 500 and pixel 700. Thus, a bottom early bit on terminal 194 and a right early bit on terminal 196 will be set to 1.

 The output bits on the terminals of block 182 are
15 detected by the offset control circuit 198 as indicating that the video memory buffer timing must be advanced in both the vertical and horizontal directions to align the chroma key block with the video window.

 This offset adjustment signal is outputted at
20 terminals 200 for providing an appropriate offset to the video memory buffer timing, such as provided by video clock 64 in Fig. 3.

 Such an offset may be implemented in a number of ways. In a preferred embodiment, the detection of the
25 top early bit causes the line clock for the video memory buffer to be offset (advanced) by one-half the vertical size of the video memory buffer, such as 240 lines, or offset by some initial increment. The detection of the left early bit will, in the preferred
30 embodiment, provide an offset of one-half the length of a horizontal pixel line in the video memory buffer (or some other incremental amount) so that, as a result, the chroma key block within the video data stream will be clocked out from the video memory buffer much
35 earlier.

During the next cycle, the compare and hold circuit 182 will output a 1 bit on the top late terminal 202, the bottom late terminal 204, the left late terminal 206, and the right late terminal 208 in the particular example above. An output of the offset control circuit 198 will then offset (delay) the video memory buffer line count and pixel count one-quarter of the vertical and horizontal video memory buffer size until the bit values have once again been reversed.

10 This incremental offset is repeated using smaller and smaller offsets in both a positive and negative direction as needed to cause all the outputs of the compare and hold circuit 182 to be all zero bits (step 9). At this time, the proper zero point offsets

15 have been set for the video memory buffer timing.

In an alternate way to accomplish step 9, the vertical positions of the detected chroma key and color key are compared by counting the horizontal sync pulses applied to input 188 to provide a vertical offset to

20 the clocking of the video memory buffer of, for example, 100 lines, to align the top of the chroma key output with the video window. Similarly, the pixel clock applied to input 189 may be used to identify the precise horizontal pixel offset between the chroma key

25 output and the video window to provide a pixel offset to the clocking of the video memory buffer.

If the actual size of the chroma key block does not match the size of the video window, the top early (or late) bit will not trigger along with the bottom

30 early (or late) bit, or the left early (or late) bit will not trigger along with the right early (or late) bit. The horizontal and/or vertical size of the chroma key block stored in the video memory buffer must then be either enlarged or reduced, as necessary, to

35 precisely match the size of the stored chroma key with the video window. This may be performed by controlling

any vertical and horizontal scaler, such as scaler 52 in Fig. 3, to change the size of the stored chroma key block as necessary so that the top and bottom bits trigger together and the left and right bits trigger together. This size adjustment may be performed by incrementally adjusting scaler 52 (or any zoom circuit) until the sizes are matched.

The final offsets are then stored in step 10 and used to provide any offset delay for the timing of the video memory buffer.

In step 11, the chroma key values in the video memory buffer are now replaced by the actual video data to be displayed in the video window, and normal operation is resumed.

The entire software-controlled process from steps 4 to 11 occur within a period of approximately 100 microseconds. The human eye typically does not detect any flicker less than 200 milliseconds.

Fig. 9A illustrates the initial condition prior to this automatic alignment process where the monitor 58 displays the video window 56, as determined by the color key, and the misaligned chroma key data 216 transmitted in the video data stream. Fig. 9B illustrates the display screen of monitor 58 after alignment using the process of Fig. 8 where the video window 56 and the chroma key data 216 precisely overlap.

Figs. 10, 11A and 11B illustrate a personal computer interface structure and data format for transmitting and receiving packets of data to and from a video card. In conventional methods, a first packet is transmitted containing an address or index, and the sending circuit (or a controller) then waits for acknowledgement before sending the data to the addressed circuit. A second packet is then sent

containing the data. These prior art packets could be any length since they used start and stop bits.

Figs. 10, 11A and 11B illustrate a new structure and method whereby a single packet containing a
5 predetermined number of index bits followed by a predetermined number of data bits is transmitted and received as a single packet. The circuit of Fig. 10 is located in the motion video memory card and acts as an
10 interface between the host personal computer (PC) and the various circuits on the motion video card. Instructions from the PC are used to program the motion video card to, for example, generate a video block of a specified size to be transmitted upon the detection of a specified color key. These instructions may also
15 control the video card to implement any of the processes described herein. Data transmitted from the video card to the PC may include, for example, data which is to be stored on a hard disk.

The circuit of Fig. 10 includes a 16 bit parallel
20 bus 220, a serial-to-parallel converter 222, and a parallel-to-serial converter 224 connected to the parallel bus 220. Serial address/data bits from the host are provided in a 16 bit packet as shown in Fig. 11A as packet 230. The packet consists of a first
25 seven serial bits of index information, followed by a read/write bit, followed by eight data bits. This serial address/data is supplied from the host to the input of tristate buffer 232 in Fig. 10. This serial data stream is converted to 16 parallel bits by
30 converter 222 and placed on bus 220. Tristate buffer 232 remains enabled by the write control bit (bit 8 in packet 230) on bus 220. The first seven bits of the packet are decoded by the address decoder 234, which then addresses a particular register or other circuitry
35 within register file 236. The read/write bit is applied to an R/W input terminal 238 of the register

file 236 for identifying that the eight bits of data applied to data port 240 are to be written into the addressed register.

5 The clocking of the serial data is obtained from a serial clock source connected to serial clock line 242.

When the host desires to read data from a register in register file 236, the host transmits a 7-bit serial address and a read bit (bit 8) in packet 248, shown in Fig. 11B. The address is then converted to a parallel
10 7-bit signal and applied to the address decoder 234, and the read bit is applied to the R/W terminal 238. The tristate buffer 244 is enabled by this read bit. The addressed register in register file 236 then places its eight bits of data on parallel bus 220, and this
15 parallel data is converted to a serial 8-bit packet by the parallel-to-serial converter 224. The serial data is then transmitted by tristate buffer 244 through the serial data line 233 to the host.

Fig. 11A illustrates the write timing diagram 230
20 showing the serial clock 246. Fig. 11B illustrates the read timing diagram 248 where the host provides a 7-bit address 250 followed by a read bit 252, and the addressed register provides the requested eight bits of data 254 to the host.

25 Fig. 12 is a block diagram of the basic functional blocks in a preferred embodiment monolithic chip 258 for mounting on a motion video card.

Chip 258 includes a clock generating circuit 260, which receives at ports 262 and 263 the vertical sync
30 and horizontal sync pulses outputted on analog terminals 72 of the VGA card 54 in Fig. 3. Clock circuit 260 outputs vertical sync pulses, horizontal sync pulses, blanking pulses, pixel clock, and memory control clock on terminals 265-269, respectively, for
35 operating the video memory buffer and other circuitry internal and external to chip 258.

The analog RGB output of the VGA card 54 is applied to port 272 of the video overlay circuit 274. The video overlay circuit 274 also receives the output from D/A converter 80, the chroma key signal (video) 5 278 from the video memory buffer, and the detected color key value on line 280 outputted by keying feedback circuit 282. This detected color key value was extracted from the VGA analog output by performing the method of Fig. 6. The VGA color key output during 10 the color key detection process is outputted on line 284 to the keying feedback circuit 282. The keying feedback circuit 282 also contains the alignment circuitry of Fig. 7 for offsetting the video timing signals outputted by clock generating circuit 260. The 15 D/A converter 80 receives the RGB video data stream on line 286.

The video overlay circuit 274 provides the comparator, delay, and multiplexing functions described with respect to Fig. 3, where either a color key or a 20 chroma key is used to switch between an incoming video data stream or graphics data stream. The analog RGB output 288 of the overlay circuit 274 is transmitted to a conventional VGA monitor, along with the vertical and horizontal sync pulses outputted on line 290 and 292 by 25 clock generating circuit 260.

A control interface circuit 294 (shown in detail in Fig. 10) interfaces the chip 258 with the host personal computer and transmits/receives serial data via port 296. A serial clock is applied to port 298. 30 Internal connections between the various blocks have been omitted for simplicity.

One skilled in the art would understand the construction of the various circuits described herein as well as the software used to control the various 35 circuits.

While particular embodiments of the present invention have been shown and described, it will be obvious to those skilled in the art that changes and modifications may be made without departing from this invention in its broader aspects and, therefore, the appended claims are to encompass within their scope all such changes and modifications as fall within the true spirit and scope of this invention.

CLAIMS

What is claimed is:

1. A method for providing a multimedia image formed by motion video and graphics data displayed by a display device, said method comprising:

controlling a graphics memory buffer within a computer to output digital graphics data;

converting said digital graphics data to a first analog signal for controlling a display device;

controlling a motion video memory buffer to output digital video data corresponding to a motion video image to be displayed by said display device;

converting said digital video data to a second analog signal for controlling said display device;

generating a first control signal to indicate that said first analog signal is to be applied to said display device;

controlling an analog multiplexer by said first control signal to apply said first analog signal to said display device for displaying an image corresponding to said graphics data;

generating a second control signal to indicate that said second analog signal is to be applied to said display device; and

controlling said analog multiplexer by said second control signal to apply said second analog signal to said display device for displaying a motion video image corresponding to said video data.

2. The method of Claim 1 wherein said first analog signal is outputted from a VGA card installed within a personal computer, and wherein said VGA card

has a digital output port provided by a manufacturer of said VGA card for interfacing with a motion video card also installed within said personal computer.

5 3. The method of Claim 1 further comprising the step of comparing said first analog signal, applied to a first input of an analog comparator, to a third signal applied to a second input of said analog comparator, wherein an output of said analog comparator
10 provides said first control signal and said second control signal for controlling said multiplexer.

 4. The method of Claim 3 wherein said third signal for comparison with said first analog signal
15 comprises a color key signal for determining when said analog multiplexer is to apply said second analog signal to said display device.

 5. The method of Claim 4 wherein said color key
20 signal is an analog signal.

 6. The method of Claim 3 further comprising the step of delaying said first analog signal prior to said first analog signal being applied to said analog
25 multiplexer to take into account a delay by said analog comparator in comparing said third signal with said first analog signal.

 7. The method of Claim 3 wherein said third
30 signal comprises a range of analog signal values, and wherein said analog comparator outputs said second control signal when said first analog signal applied to said analog comparator is within said range of said analog signal values.

35

8. The method of Claim 7 wherein said range of analog signal values comprises:

a first range of analog signals for red pixels in said display device;

5 a second range of analog signals for green pixels in said display device; and

a third range of analog signals for blue pixels in said display device.

10 9. The method of Claim 3 wherein said first analog signal comprises:

a fourth analog signal for controlling red pixels in said display device;

15 a fifth analog signal for controlling green pixels in said display device; and

a sixth analog signal for controlling blue pixels in said display device.

20 10. The method of Claim 9 wherein said analog comparator comprises:

a first comparator for comparing said fourth analog signal to a red color key range;

a second comparator for comparing said fifth analog signal to a green color key range; and

25 a third comparator for comparing said sixth analog signal to a blue color key range.

11. The method of Claim 10 wherein outputs of said first comparator, said second comparator, and said third comparator are connected to inputs of an AND gate whose output is connected to a control input of said analog multiplexer for providing said first control signal and said second control signal to said control input of said multiplexer.

35

12. The method of Claim 1 wherein said first analog signal comprises:

a third analog signal for controlling red pixels in said display device;

5 a fourth analog signal for controlling green pixels in said display device; and

a fifth analog signal for controlling blue pixels in said display device.

10 13. The method of Claim 1 wherein said second analog signal is applied to a first input of an analog comparator, and a third signal for comparison with said second analog signal is applied to a second input of said analog comparator.

15 14. The method of Claim 13 wherein said third signal for comparison with said second analog signal comprises a chroma key signal, wherein said chroma key signal is an analog signal for determining when said analog multiplexer is to apply said first analog signal to said display device.

20 15. The method of Claim 14 wherein a detection of said chroma key within said second analog signal by said analog comparator causes said analog multiplexer to gradually switch between applying said second analog signal to said display device and applying said first analog signal to said display device over a period of a plurality of pixel clock cycles.

30 16. A system for providing a multimedia image formed by motion video and graphics data displayed by a display device, said system comprising:

35 a graphics memory buffer within a computer for outputting digital graphics data;

a digital-to-analog (D/A) converter connected to receive said digital graphics data and output a first analog signal for controlling a display device;

5 a motion video memory buffer for outputting digital video data corresponding to a motion video image to be displayed by said display device;

a D/A converter connected to receive said digital video data and output a second analog
10 signal for controlling said display device; and

an analog multiplexer having inputs connected to receive said first analog signal, said second analog signal, and a multiplexer control signal, and having an output connected to said display
15 device.

17. The system of Claim 16 wherein said first analog signal is outputted from a VGA card installed within a personal computer, and wherein said VGA card
20 has a digital output port provided by a manufacturer of said VGA card for interfacing with a motion video card also installed within said personal computer.

18. The system of Claim 16 further comprising an
25 analog comparator, having said first analog signal applied to a first input of an analog comparator, having a color key signal applied to a second input of said analog comparator, and having an output connected to a control input of said multiplexer.

30

19. The system of Claim 18 wherein said color key signal comprises a range of color key signals for comparison with said first analog signal for determining when said analog multiplexer is to apply
35 said second analog signal to said display device.

20. The system of Claim 16 further comprising an amplifier connected between said output of said multiplexer and said display device.

5 21. A method for automatically aligning video data with a video window on a display screen, said method comprising the steps of:

 storing a selected color key in a graphics memory circuit, said color key identifying a video window in which a motion video image is intended to be displayed on a display device;

10 storing a selected chroma key in storage locations of a motion video memory circuit;

 simultaneously controlling said graphics memory circuit to output graphics signals and said motion video memory circuit to output video signals, said graphics signals including said color key, said video signals including said chroma key;

20 comparing said graphics signals with said selected color key and outputting a color key detection signal when it is determined that said graphics signals contain said color key;

 comparing said video signals with said selected chroma key and outputting a chroma key detection signal when it is determined that said video signals contain said chroma key;

25 detecting a vertical offset and a horizontal offset between said color key detection signal and said chroma key detection signal, wherein said vertical offset corresponds to a number of lines of pixels in said display device and said horizontal offset corresponds to a number of pixels in a single line of pixels in said display device;

adjusting a timing of said motion video memory circuit so that said color key detection signal and said chroma key detection signal occur substantially simultaneously;

5 retaining a resulting timing offset for said motion video memory circuit for subsequent operation of said motion video memory circuit; and

replacing said chroma key stored in said storage locations in said motion video memory circuit with video data to be displayed in said video window.

22. The method of Claim 21 wherein said step of adjusting comprises the step of incrementally adjusting
15 said vertical offset and said horizontal offset as needed until said color key detection signal and said chroma key detection signal occur substantially simultaneously.

23. The method of Claim 21 wherein a detection of a beginning position of said color key detection signal and an ending position of said color key detection signal are compared with a beginning position of said chroma key detection signal and an ending position of
25 said chroma key detection signal, respectively, to align said video image within said video window on a display screen.

24. The method of Claim 21 further comprising the
30 steps of adjusting a number of storage locations storing said chroma key until a size of said video image substantially matches a size of said video window, by causing a beginning and end time of said color key detection signal to substantially match a
35 beginning and end time of said chroma key detection signal.

25. A method for automatically identifying a key signal value in a multimedia application, said method comprising the steps of:

5 controlling a first memory buffer to output a digital key signal at a designated time and for a designated period;

 converting digital outputs of said first memory buffer to a first analog signal;

10 detecting said first analog signal during said designated period to obtain a detected key value, said detected key value for use in controlling a multiplexer for passing either graphics signals or motion video signals to a display device;

15 storing said detected key value to obtain a stored key value;

 controlling said first memory buffer to output second digital signals other than said digital key signal after said designated period, said second digital signals for controlling pixels in said display device;

20 comparing a signal corresponding to said stored key value with said first analog signal outputted after said designated period; and

25 controlling a multiplexer to pass either graphics signals or motion video signals to said display device, depending upon an outcome of said step of comparing.

30 26. The method of Claim 25 wherein said first memory buffer is a graphics buffer and said digital key signal is a color key.

35 27. The method of Claim 25 wherein said first memory is a motion video buffer and said digital key signal is a chroma key.

28. The method of Claim 25 wherein said first analog signal outputted during said designated period is detected by incrementally reducing a possible range of color key values within which said first analog
5 signal falls until such range is narrowed to a desired range, and then storing said range to obtain said stored key value.

29. The method of Claim 25 wherein all of the
10 recited steps are repeated periodically to recalibrate an analog key detection circuit.

30. The method of Claim 25 where said designated
15 period is one frame period.

31. An image processing circuit for converting digital signals to analog signals for controlling a display device, said circuit comprising:

20 a first set of variable current generators connected to a common node via controllable switches, each of said controllable switches being controlled by a digital bit applied to a control terminal of a respective one of said controllable switches,

25 said first set of variable current generators, in conjunction with said controllable switches, comprising a D/A converter whose analog output corresponds to a digital input, wherein a magnitude of said analog output is dependent upon
30 current levels generated by said first set of variable current generators; and

a level select circuit coupled to said first set of variable current generators for controlling output current levels of said variable current
35 generators such that a magnitude of said analog

output of said D/A converter is dependent upon an output of said level select circuit.

32. The circuit of Claim 31 wherein said D/A
5 converter comprises:

a first D/A converter having applied to its inputs digital signals associated with red pixels in a display device;

10 a second D/A converter having applied to its inputs digital signals associated with green pixels in said display device; and

a third D/A converter having applied to its inputs digital signals associated with blue pixels in said display device,

15 wherein controlling an output of said level select circuit controls a brightness level of said red pixels, green pixels, and blue pixels in said display device.

20 33. The circuit of Claim 32 wherein said level select circuit is controllable to independently change a brightness level of said red pixels, independently change a brightness level of said green pixels, and independently change a brightness level of said blue
25 pixels, so as to control a color mixture provided by said red pixels, green pixels, and blue pixels.

34. The circuit of Claim 31 further comprising a second D/A converter connected between said level
30 select circuit and said variable current generators for converting a digital output of said level select circuit to an analog signal and using said analog signal for variably adjusting said output current levels of said variable current generators.

35

35. The circuit of Claim 31 further comprising a timer circuit connected to an input of said level select circuit for changing, over a period to time, an output level of said level select circuit.

5

36. The circuit of Claim 31 wherein each of said variable current generators comprises a second D/A converter, where the output of each variable current generator is determined by a digital value applied to a
10 respective second D/A converter.

37. The circuit of Claim 31 wherein said analog output of said D/A converter controls red pixels, green pixels, and blue pixels in a display device.

15

38. The circuit of Claim 31 wherein said digital input to said D/A converter is provided by a memory buffer and comprises digital signals associated with red pixels, green pixels, and blue pixels in a display
20 device.

39. The circuit of Claim 31 wherein a timer is connected to said level select circuit to change, over a time period, current levels outputted by said
25 variable current generators to provide a change in brightness of red pixels, green pixels, and blue pixels in a display device.

40. The circuit of Claim 39 wherein said
30 brightness is changed substantially linearly over said time period.

1/11




FIG. 1
(PRIOR ART)

2/11




FIG. 2
(PRIOR ART)

3/11




FIG. 3

4/11




FIG. 4




FIG. 5A




FIG. 5B

FIG. 5C





FIG. 5D

6/11

FIG. 6



7/11




FIG. 7




FIG. 9A





FIG. 9B

8/11



9/11




FIG. 10

10/11




FIG. 11A




FIG. 11B

11/11




FIG. 12

INTERNATIONAL SEARCH REPORT

International application No.
PCT/US95/15610

A. CLASSIFICATION OF SUBJECT MATTER

IPC(6) : G09G 5/00, 5/34; H04N 9/74, 9/75; H03M 1/80, 1/00

US CL : 345/200, 113, 114, 121; 348/591, 592; 341/153, 135

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

U.S. : 345/200, 113, 114, 115, 121, 153; 348/591, 592, 551; 341/153, 135, 144

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	US, A, 5,220,312 (LUMELSKY ET AL) 15 June 1993 (15.06.93), figures 2, 4, 6; Abstract lines 1-5; column 1, lines 18-28, and lines 43-68; column 2, lines 10-15; column 4, lines 9-20; column 6, lines 18-35.	1-30
Y,P	US, A, 5,463,422 (SIMPSON ET AL) 31 October 1995 (31.10.95), figure 1.	1-20 and 25-30
X	US, A, 3,582,943 (WELLER) 01 June 1971 (01.06.71), Abstract lines 1-5; figure 1, figures 2A-2C, and figure 4;	31, 25
---	column 2, lines 6-60, and column 2, line 69- column 3, line 4; column 3, lines 40-46; column 4, lines 9-26.	-----
Y		32-34 and 36-40

☒ Further documents are listed in the continuation of Box C. ☐ See patent family annex.

* Special categories of cited documents:	"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
"A" document defining the general state of the art which is not considered to be part of particular relevance	"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
"E" earlier document published on or after the international filing date	"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	"&" document member of the same patent family
"O" document referring to an oral disclosure, use, exhibition or other means	
"P" document published prior to the international filing date but later than the priority date claimed	

Date of the actual completion of the international search 15 MARCH 1996	Date of mailing of the international search report 11 APR 1996
--	--

Name and mailing address of the ISA/US
Commissioner of Patents and Trademarks
Box PCT
Washington, D.C. 20231

Facsimile No. (703) 305-3230

Authorized officer

VUI TRAN

Telephone No. (703) 306-2795

INTERNATIONAL SEARCH REPORT

International application No.
PCT/US95/15610

C (Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	US, A, 4,920,344 (HENDERSON ET AL) 24 April 1990 (24.04.90), figure 1, figure 3; column 3, lines 13-20 and 55-65; column 4, lines 25-41; column 5, lines 1-12.	32-34 and 36-40
Y	US, A, 4,803,464 (HOLMES ET AL) 07 February 1989 (07.02.89), column 3, lines 55-65.	32-33
Y,P	US, A, 5,398,075 (FREYTAG ET AL) 14 March 1995 (14.03.95), column 1, lines 33-40 and lines 50-54; column 2, lines 13-28 and lines 44-60; column 6, lines 21-68; column 7, line 60-column 8, line 15.	21-24
Y,P	US, A, 5,469,223 (KIMURA) 21 November 1995 (21.11.95), column 2, lines 13-29 and summary; column 5, lines 12-15, and 32-35, and 57-67; column 7, line 35- column 8, line 6; column 8, lines 43-57.	21-24

INTERNATIONAL SEARCH REPORT

International application No.

PCT/US95/15610

BOX II. OBSERVATIONS WHERE UNITY OF INVENTION WAS LACKING

This ISA found multiple inventions as follows:

Group I, claim(s) 1-20 and 25-30, drawn to a method for providing a multimedia image formed by motion video and graphics data, comprising an analog multiplexer and an analog comparator.

Group II, claim(s) 21-24, drawn to a method for aligning video data with a video window comprising a color key, a chroma key, and vertical/horizontal offset detection.

Group III, claim(s) 31-40, drawn to variable current generators comprising a D/A converter.

The inventions listed as Groups I, II, and III do not relate to a single inventive concept under PCT Rule 13.1 because, under PCT Rules 13.2, they lack the same or corresponding special technical features for the following reasons: the special technical feature of the Group I invention is the particular method for providing a multimedia image formed by motion video and graphics data, comprising an analog multiplexer and an analog comparator claimed therein, while the special technical feature of the Group II invention is the particular method for aligning video data with a video window comprising a color key, a chroma key, and vertical/horizontal offset detection claimed therein, and while the special technical feature of the Group III invention is the particular variable current generators comprising a D/A converter claimed therein. Since the special technical feature of the Group I invention is not present in the Group II claims and the Group III claims, the special technical feature of the Group II invention is not present in the Group I claims and the Group III claims, and the special technical feature of the Group III invention is not present in the Group I claims and the Group II claims, unity of invention is lacking.