Abstract: A radio frequency (RF) micro-electro-mechanical systems (MEMS) switch and high yield manufacturing method. The switch can be fabricated with very high yield despite the high variability of the manufacturing process parameters. The switch is fabricated with monocrystalline material, e.g., silicon, as the moving portion. The switch fabrication process is compatible with CMOS electronics fabricated on Silicon-on-Insulator (SOI) substrates. The switch comprises a movable portion having conductive portion selectively positioned with a bias voltage to conductively bridge a gap in a signal line.
LOW-COST PROCESS-INDEPENDENT RF MEMS SWITCH

CROSS-REFERENCE TO RELATED APPLICATION


BACKGROUND OF THE INVENTION

This invention relates to micro-electromechanical systems (MEMS) and, more particularly, MEMS switches.

Radio frequency MEMS technology has been under development for nearly two decades now. In this technology, integrated circuits are fabricated with miniaturized mechanical moving parts (e.g., beams and plates) that can be actuated in a variety of ways including electrostatically, magnetically, electrothermally, piezoelectrically and others. The induced mechanical movement reconfigures the electrical circuitry and thus provides additional functionality. Typical devices produced by this methodology include RF switches and variable capacitors that can be applied to reconfigurable filters, antennas, and matching networks to name a few examples. RF MEMS switches are dominant devices in this technology because they provide the maximum possible adaptability. While reconfigurability can also be achieved with solid-state switches (diodes and transistors), RF MEMS switches offer many significant advantages including low loss, ultra-low power consumption, high isolation, and ultra-high linearity.

Unlike conventional MEMS inertia sensors (accelerometers and gyroscopes), which have now become commercially available, RF MEMS switches face significant challenges to enter the commercial world. They only began to be commercially available in about 2005. Conventional solid-state switches have inferior performance, but they are generally cheaper, and the pricing makes the conventional solid-state switches more attractive than the RF MEMS switches. This difference in price is not explained by the inherent cost of the manufacturing processes, since they are similar. The price difference is attributed to low manufacturing yield of RF MEMS switches.
This low manufacturing yield is largely due to a single factor: high process variability. Unlike the CMOS industry that uses dedicated tools tuned for only one function, the production paradigm is very different for the RF MEMS industry. The RF MEMS industry is significantly smaller in volume and therefore cannot afford to have dedicated foundries and processes for each process and each device. Instead, most RF MEMS companies utilize general foundries, of which there are approximately 25 around the world. These foundries use the same tools to fabricate products for their various customer. These products can vary widely including switches, optical mirrors, infrared sensors and bio-sensors. However, high-yield manufacturing requires a different assembly line for each product with well-characterized and well-tuned tools that only produce that particular product without being contaminated with foreign films and processes. This is not possible for many of these devices because of their low commercial volume. Consequently, they need to be manufactured with common tools that suffer from great process variations.

There exists a need for a MEMS switch, and particularly an RF MEMS switch, that exhibits more repeatable electrical and mechanical performance than heretofore possible. A related need exists for an RF MEMS switch that can be cost-effectively produced with very high yield.
SUMMARY OF THE INVENTION

The present invention provides a MEMS switch comprising a stationary portion having a first electrical contact and a monocrystalline movable portion having a second electrical contact on an end thereof. The monocrystalline movable portion is operatively positioned relative to the stationary portion such that the first electrical contact is connected to the second electrical contact in a closed state of the MEMS switch and disconnected from the second electrical contact in an open state of the MEMS switch.

Another aspect of the invention is a method of fabricating a MEMS switch, starting with a silicon-on-insulator wafer having a device layer. The method includes patterning the shape of a movable structure on the device layer; depositing and patterning a conductive contact material on a portion of the movable structure using optical lithography techniques to form a switch structure; depositing and patterning a sacrificial layer; depositing and patterning a conductive signal line having a gap portion selectively bridged by the contact material; depositing and patterning a biasing layer to span a portion of the movable structure and to control the switch structure with an electrostatic force; selectively etching the sacrificial layer to avoid obstructing the movable structure; and etching the oxide layer of the wafer to release the movable structure.

A general object of the present invention is to provide an improved MEMS switch and a process for manufacturing the switch.

A further object is to provide a MEMS switch that can be manufactured with very high yield despite high variability of process parameters. For, example, embodiments of the present invention have properties including one or more of actuation voltage, contact resistance, and residual stress that are essentially independent of the specific fabrication parameters of the foundry producing the device, such that the properties do not vary significantly from die to die, wafer to wafer, lot to lot, or even foundry to foundry.

Other objects and advantages of the present invention will be more apparent upon reading the following detailed description in conjunction with the accompanying drawings.
BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 illustrates a MEMS switch.

FIG. 2 shows a measured and calculated pull-in voltages for SOI cantilevers.

FIG. 3 illustrates a sample fabrication process for SOI MEMS device.

FIG. 4 shows a measured on state performance.

FIG. 5 shows a measured off state performance.

FIG. 6 shows a measured on switching speed.

FIG. 7 shows a measured off switching speed.

FIG. 8 illustrates a diagram of a monocrystalline MEMS switch.

FIG. 9 shows a SE overview of a switched CPW line with a SEM inset detail of a switch contact.

FIG. 10 shows a SEM view of a MEMS switch contact.

FIG. 11 shows a magnified image of patterned beam with contact metal deposited and patterned corresponding to FIG. 3-B in the fabrication process.

FIG. 12 shows a magnified image of patterned beam with contact and patterned sacrificial layer corresponding to FIG. 3-C in the fabrication process.

FIG. 13 shows a magnified image of patterned lines suspended above unreleased switches corresponding to FIG. 3-D in the fabrication process.

FIG. 14 shows a magnified overview image of completed switch structure corresponding to FIG. 3-D in the fabrication process.

FIG. 15 shows a magnified image of patterned and released beam without previous layers deposited corresponding to FIG. 3-F in the fabrication process.

FIG. 16 illustrates a top view of an HFSS drawing of a switch structure.

FIG. 17 illustrates a three-dimensional view of a MEMS switch.

FIG. 18 illustrates the long term bias stability versus time for different cantilever materials in air.

FIG. 19 illustrates a full-wave simulation of switch on-state return loss.

FIG. 20 illustrates a full-wave simulation of switch on-state insertion loss.

FIG. 21 shows an HFSS simulation plot of return loss from 1mm switched CPW on SOI.

FIG. 22 shows an HFSS simulation plot of insertion loss from 1mm switched CPW on SOI.

FIG. 23 illustrates a DC ohmic contact switch.

FIG. 24 shows a SEM of DC ohmic contact switch.
DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS

For the purpose of promoting an understanding of the principles of the invention, reference will now be made to the embodiments illustrated in the drawings and specific language will be used to describe the same. It will nevertheless be understood that no limitation of the scope of the invention is thereby intended, such alterations and further modifications in the illustrated device and such further applications of the principles of the invention as illustrated therein being contemplated as would normally occur to one skilled in the art to which the invention relates.

The present invention provides a new MEMS switch design that is substantially independent of most or all of the aforementioned process variability. This MEMS switch preferably has a moving part made of undoped monocrystalline silicon. Its monocrystalline nature renders this material among the purest available with significant fewer defects than any other material available in the integrated circuit industry. In addition, undoped monocrystalline silicon has insignificant variability in its material properties, allowing the MEMS designer to know them a priori. The moving part can also be made of other monocrystalline materials and may be in the form of a cantilever beam, fixed-fixed beam, a plate, or a combination. The nonmoving part also has the same variations depending on the moving part.

The fabrication process of the RF MEMS switch is also compatible with CMOS electronics fabricated on Silicon-on-Insulator (SOI) substrates. Both the RF circuitry and the switch actuators are fabricated on a single SOI substrate.

FIG. 1 illustrates a switch according to a first embodiment of the present invention. The disclosed embodiment contains a 2-µm thick single-crystal silicon cantilever beam 12, a 2-µm thick discontinuous gold coplanar waveguide (CPW) line 20 and a 2-µm thick gold biasing electrode illustrated in FIG.8. The ground planes 24 of the CPW are separated from center line conductor 20 by a gap distance of about 50 µm. The gap distance narrows to 20 µm at the switch. The contact areas 22 of the discontinuous CPW line 20 are suspended approximately 2.5 µm above the silicon cantilever beam 12. The switch is normally fabricated open (off state). The center conductor of the CPW line 20 is discontinuous in this state and the switch offers a high isolation. The silicon beam is coated with a 0.5 µm gold film 16 at the contact area. While this particular implementation utilizes gold-to-gold contacts, other contact materials can readily be used to form the signal line, bias, and contact
portions without affecting the structural integrity of the switch. Other metals such as aluminum, copper, and the like are suitable.

When a voltage is applied between the biasing electrode and the silicon beam 12, the beam deflects upward making contact with the contact portion 22 of the discontinuous CPW line 20. When the beam is deflected the gold foil 16 provides a conductive bridge between the discontinuous CPW line 20 segments and the switch is closed (on state).

The pull-in voltage \( V_{pi} \) required to deflect the beam in the MEMS switch can be determined with the equation

\[
V_{pi} = \sqrt{\frac{8k_{B}e_{r}A_{f}g_{b}}{2\pi e_{0}A}}
\]

where \( A \) is the actuation area, \( g \) is the gap between the beam and biasing structure in the neutral position, \( \varepsilon_{0} \) is the permittivity constant of free space, and \( k_{B} \) is the spring constant of the beam. Assuming a nearly uniform electrostatic force on the cantilever beam, the spring constant \( k_{B} \) is determined with equation

\[
k_{B} = \frac{2EW}{3lV_{j}} Y^{3}
\]

where \( E \) is Young’s modulus of the material, \( w \) is the width, \( t \) is the thickness, \( l \) is the length of the beam.

FIG. 2 shows the calculated pull-in voltage as a function of the cantilever length where the width and thickness of the cantilever beam are 20 \( \mu m \) and 2 \( \mu m \), respectively. FIG. 4 also shows the measured pull-in voltages for these devices. Five theoretically identical beams are measured for beam lengths of 125 \( \mu m \), 150 \( \mu m \), and 175 \( \mu m \). The mean pull-in voltage values and standard deviations for the cantilevers of lengths of 125 \( \mu m \), 150 \( \mu m \), and 175 \( \mu m \) are (30.5 V, 18.7%), (18.5 V, 16.3%) and (13.3 V, 17.6%) respectively. These deviations can attributed to thickness variations of just 0.25 \( \mu m \) from the center to the edge of the wafer. This variation is prescribed by the wafer’s manufacturer due to uneven polishing of the SOI device layer.

The pull-in voltage variation can be significantly reduced by more careful polishing in a production environment and by using CMOS-grade SOI wafers. As shown in FIG. 1, the biasing structure 18 is stiffer than the beam 12 and has a typical beam to biasing spring constant ratio of 1:50. The metal structures of the biasing structure are deposited with tensile stress, and any variation in stress of the deposited film during fabrication serves only to
stiffen the biasing structure as can be seen in the biasing structure spring constant \((k_{bias_{eq}})\) equation

\[ k_{bias_{eq}} = 32E'\left(\frac{t}{t_f}\right)^3 + 8\tau(1 - \nu)\left(\frac{t}{t_f}\right) \]

where, \(\sigma\) is the residual stress, and \(v\) is the Poisson ratio of the material.

The restoring force and the contact force will vary depending on the application and design of the MEMS switch. The restoring force \((F_r)\) is determined with the equation

\[ F_r = k(t_f - \eta_{mat}) \]

and contact force \((F_c)\) is determined with the equation

\[ E_c = \frac{V_{Actuation} \cdot \eta_{ss}}{t_{act} \cdot \eta_{ss} + t_{res}} \]

where \(V_{Actuation}\) is the applied switch bias, and \(t_{act}\) is the separation between the MEMS device and the biasing pad in the on state. The applied switch bias \(V_{Actuation}\) may be higher than the pull-in voltage \(V_{pull-in}\) to achieve the desired contact force value. The sacrificial layer thickness and the operating voltage can be varied as needed for the desired restoring force and the contact force of the specific application.

The mechanical design parameters for an embodiment of this application are summarized in Table I. The suspended CPW cantilevers that extend over the end of the switch are approximately, 25 \(\mu m\) \(\times\) 15 \(\mu m\) \(\times\) 2 \(\mu m\) \((LxWxT)\) to ensure a rigid structure for high contact force and to minimize the effects of any fabrication stresses that might tend to curl the beam.

**TABLE I**

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Length [(\mu m]]</td>
<td>65</td>
</tr>
<tr>
<td>Width [(\mu m]]</td>
<td>125</td>
</tr>
<tr>
<td>Thickness [(\mu m]]</td>
<td>20</td>
</tr>
<tr>
<td>(k_{bias_{eq}}) [N m]</td>
<td>50</td>
</tr>
<tr>
<td>(V_{Actuation}) [V]</td>
<td>117.32</td>
</tr>
<tr>
<td>Switching Speed (ON) [(\mu s]] - fastest</td>
<td>3.6</td>
</tr>
<tr>
<td>Switching Speed (OFF) [(\mu s]] - fastest</td>
<td>660</td>
</tr>
<tr>
<td>Contact Force [(\mu N]]</td>
<td>125.18</td>
</tr>
<tr>
<td>Restoring Force [(\mu N]]</td>
<td>111.16</td>
</tr>
</tbody>
</table>
An embodiment of MEMS switch has a SOI device layer resistivity of 3-5 Ω-cm and handle layer resistivity of 2 kΩ-cm. This compromise in RF losses is necessary in order to minimize charging phenomena on the SOI layer. Significant charging was observed when high-resistivity SOI beams were employed. The RF performance penalty by the low-resistivity SOI layer is minimized by etching the device and oxide layers except for anchoring of the metal lines. The CPW transition length, where the center conductor of the CPW narrows, and separation width between discontinuous CPW center conductor segments can be minimized to reduce losses and loading due to the switch. The dimensions of an embodiment of a 50-Ω switched CPW are summarized in Table II.

**TABLE II**

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>CPW center conductor [μm]</td>
<td>100</td>
</tr>
<tr>
<td>CPW gap [μm]</td>
<td>50</td>
</tr>
<tr>
<td>Transition Length [μs]</td>
<td>50</td>
</tr>
<tr>
<td>CPW center conductor at transition [μm]</td>
<td>1</td>
</tr>
<tr>
<td>CPW gap at transition [μm]</td>
<td>2.0</td>
</tr>
<tr>
<td>Separation between CPW segment [μm]</td>
<td>15</td>
</tr>
<tr>
<td>Separation between CPW and switch [μm]</td>
<td>2.5</td>
</tr>
</tbody>
</table>

The main challenge in using undoped monocrystalline silicon as the structural moving part of a MEMS switch is its very high RF loss. Therefore, careful RF design and fabrication process flow are needed for a successful device.

FIG. 3 shows a presently preferred fabrication process. The developed fabrication process has been used to design an RF MEMS switch suitable for operating from DC to 100 GHz. The switch can be fabricated using Silicon-On-Insulator (SOI) CMOS electronics. The fabrication process can yield both metal-to-metal contact switches and metal-to-dielectric contact switches. The metal-to-metal switch is well suited for the 0-60 GHz range, and the metal-to-dielectric switch is well suited to the 10-100 GHz range.

The process begins with a bare SOI wafer having of silicon on insulator 1, a buried oxide layer 2, and a silicon handle 3 as shown in FIG. 3-A.

The wafer is patterned using positive photolithography techniques. The precursor for the movable structure is formed from the silicon on insulator layer 1, also known as the device layer. The device layer beam is patterned and reactive ion etched using SF₆ plasma. KOH may also be used as an etchant to remove a portion of the silicon on insulator layer.
that the part that will become the movable portion is shaped. RF contacts lines 6 are
deposited and patterned using photolithography and etching as shown in FIG. 3-B.

The fabrication process can vary depending on whether an ohmic or a capacitive
switch is fabricated. In the ohmic switch fabrication process, a sacrificial layer 4 is deposited
and patterned as shown in FIG. 3-C1. Using positive resist, the sacrificial layer is patterned
and baked. The sacrificial layer can be a dielectric layer and provides rigid support for
additional layers. The sacrificial layer 4 fills the void created by the removal of a portion
of the silicon on insulator layer 1. The sacrificial layer 4 provides a foundation on which a
second set of contact metal lines 6 is deposited and provides a physical separation of the
second set of contact metal lines 6 from the first set of contact metal lines 6. This step can be
repeated multiple times as needed to achieve both a rigid and removable structures.

The second set of contact metal lines 6 comprises the signal line and the biasing pad.
The signal line and the biasing structure are deposited on the sacrificial layer as shown in
FIG. 3-D1. The signal lines and biasing structure are deposited and anchored to non-beam
portions of the device layer silicon or they may be anchored to the buried oxide layer. The
signal line may be a CPW, microstrip, stripline, slotline, including the asymmetric versions of
each, or other signal lines that conduct RF current.

The sacrificial layer 4 is etched and removed as shown in FIG. 3-E1 to allow the
beam to move toward the biasing pad. The sacrificial layer may be removed with a hot
positive resist stripper release.

The oxide layer 2 is etched and the cantilever portion of the beam is released as
shown in FIG. 3-F1. A hafnium dip to etch the buried oxide layer and to release the beam
may be used.

If a capacitive switch is desired, a modified fabrication process is implemented
following the process illustrated in 3-B. A capacitive switch contains a dielectric layer 5 and
a sacrificial layer 4 as illustrated in FIG. 3-C2. The dielectric 5 is patterned with the movable
portion and will remain coupled to the moveable portion. The dielectric and the sacrificial
layer are deposited and patterned as described for the process of fabricating the ohmic switch.

The lines and biasing layer are deposited on top of the sacrificial layer and dielectric
layer as shown in 3-D2. The lines and biasing structures may be anchored to isolated device
layer silicon or to the buried oxide layer.

The sacrificial layer 4 is etched and removed as shown in FIG. 3-E2 to allow the
movable portion to move toward the biasing pad. The sacrificial layer may be removed with
a hot positive resist stripper release.
The oxide layer 2 is etched and the movable portion released from the oxide substrate as shown in FIG. 3-F2. A hafnium dip to etch the buried oxide layer and to release the beam may be used.

RF measurements of an embodiment of the preferred MEMS switch are performed on an Agilent E8361C with an on-wafer calibration kit using 2.4 mm cables and probes. The switch exhibits the desired insertion loss of less than 0.29 dB up to 40 GHz corresponding to a contact resistance of approximately 0.5 Ω per contact with two contacts made in the exemplary switch configuration. The isolation is greater than 30 dB up to 40 GHz. This corresponds to an off-state equivalent capacitance of approximately 1.8 fF by curve fitting.

Simulations indicate that the device is capable of much higher frequency operation, however measurements were limited by the use of 2.4 mm components. Measurement results in the on and off states are shown in FIG. 4 and FIG. 5 respectively. In DC operation, embodiments of the disclosed SOI switches have operated for more than 93 million hot cycles (switch current limited to about 200 μA) in open air maintaining consistent pull-in voltages and contact resistances until end of life. Contact resistances of less than 0.5 Ω have been measured for bias voltages less than 1.25 Vpi.

Switching for the shortest devices has been measured at less than 4 μs for the on state, and 600 ns for the off state, as shown in FIG. 6 and FIG. 7, respectively.

FIG. 8 shows a diagram of the monocrystalline MEMS switch. In the illustrated embodiment the center line conductor is 110 μm wide and is separated from the ground plane by a distance of 50 μm, but the gap narrows as the center conductor of the CPW tapers to the contact point.

FIG. 9 shows a SE overview of a switched CPW line with a SEM inset detail of a switch contact.

FIG. 10 shows a SEM view of a MEMS switch contact.

FIG. 11 shows a magnified image of patterned beam with contact metal deposited and patterned corresponding to FIG. 3 B in the fabrication process.

FIG. 12 shows a magnified image of patterned beam with contact and patterned sacrificial layer corresponding to FIG. 3C in the fabrication process.

FIG. 13 shows a magnified image of patterned lines suspended above unreleased switches corresponding to FIG. 3D in the fabrication process.

FIG. 14 shows a magnified overview image of completed switch structure corresponding to FIG. 3D in the fabrication process.
FIG. 15 shows a magnified image of patterned and released beam without previous layers deposited corresponding to FIG. 3F in the fabrication process.

FIG. 16 illustrates a top view of an HFSS drawing of a switch structure.

FIG. 17 illustrates a three-dimensional view of a MEMS switch.

FIG. 18 illustrates the long term bias stability versus time for different cantilever materials in air.

FIG. 19 illustrates a full-wave simulation of switch on-state return loss.

FIG. 20 illustrates a full-wave simulation of switch on-state insertion loss.

FIG. 21 shows an HFSS simulation plot of return loss from Lmm switched CPW on SOI.

FIG. 22 shows an HFSS simulation plot of insertion loss from Lmm switched CPW on SOI.

FIG. 23 illustrates a DC ohmic contact switch.

FIG. 24 shows a SEM of DC ohmic contact switch.

While the invention has been illustrated and described in detail in the drawings and foregoing description, the same is to be considered as illustrative and not restrictive in character, it being understood that only preferred embodiments have been shown and described and that all changes and modifications that come within the spirit of the invention are desired to be protected.
We claim:

1. A MEMS switch, comprising:
   a stationary portion having a first electrical contact; and
   a monocrystalline movable portion having a second electrical contact on an end thereof and operatively positioned relative to said stationary portion such that said first electrical contact is connected to said second electrical contact in a closed state of said MEMS switch and disconnected from said second electrical contact in an open state of said MEMS switch.

2. The MEMS switch of claim 1, wherein said monocrystalline movable portion includes an elongate member.

3. The MEMS switch of claim 2, wherein said elongate member is monocrystalline silicon.

4. The MEMS switch of claim 3, further comprising a second stationary portion having a third electrical contact and operatively positioned relative to said movable portion such that said first and third electrical contacts are interconnected by said second electrical contact in said closed state of said MEMS switch and disconnected from each other in said open state of said MEMS switch.

5. The MEMS switch of claim 4, wherein each of said stationary portions is connected to an RF signal conductor.

6. The MEMS switch of claim 5, further comprising means for electrostatically actuating said movable portion.

7. The MEMS switch of claim 6, wherein said electrostatic actuating means includes an electrical bias member adjacent to said movable portion.

8. The MEMS switch of claim 7, wherein said electrical bias member is a bridge across said movable portion.
9. The MEMS switch of claim 8, wherein said elongate member of said movable portion is a cantilever beam.

10. The MEMS switch of claim 9, wherein said RF signal conductors are coplanar waveguides.

11. A method of fabricating a MEMS switch, comprising:
   providing a silicon-on-insulator wafer having a device layer;
   patterning the shape of a movable structure on said device layer;
   depositing and patterning a conductive contact material on a portion of said movable structure using optical lithography techniques to form a switch structure;
   depositing and patterning a sacrificial layer;
   depositing and patterning a conductive signal line having a gap portion selectively bridged by said contact material;
   depositing and patterning a biasing layer to span a portion of said movable structure and to control said switch structure with an electrostatic force;
   selectively etching said sacrificial layer to avoid obstructing the movable structure;
   and
   etching the oxide layer of said wafer to release said movable structure.
FIG. 3
FIG. 19
**INTERNATIONAL SEARCH REPORT**

**International application No**

PCT/US 08/86897

**A CLASSIFICATION OF SUBJECT MATTER**

IPC(8) - B81 B 3/00 (2009.01 )

USPC - 257/414

According to International Patent Classification (IPC) or to both national classification and IPC

**B FIELDS SEARCHED**

Minimum documentation searched (classification system followed by classification symbols)

USPC - 257/414

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

USPC - 257/414, 415, 538 (keyword limited, see terms below)

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

PubWEST/PGPB,USPT,EPAB,JPAB), Google Search Terms Used MEM, micro electromechanical, mono crystalline, silicon, RF, switch, cantilever, RF signal conductor, b/tdge, electrostatic, coplanar wave, CPW, FGCPW, GCPW, multiple contact, third contact, oxide layer, bias layer, sacrificial layer, optical lithography, wafer

**C DOCUMENTS CONSIDERED TO BE RELEVANT**

<table>
<thead>
<tr>
<th>Category</th>
<th>Citation of document, with indication, where appropriate, of the relevant passages</th>
<th>Relevant to claim No</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>US 2003/036215 A1 (Reid) 20 February 2003 (20 02 2003) para [0030]-[0032], [0045], [0049], [0050]</td>
<td>11</td>
</tr>
<tr>
<td>Y</td>
<td>US 6,060,336 A (Wan) 09 May 2000 (09 05 2000) col 3, In 3-15</td>
<td>1-10</td>
</tr>
<tr>
<td>Y</td>
<td>US 2007/0134835 A1 (Fukuda et al) 14 June 2007 (14 06 2007) Fig 44, 45, para [0011]</td>
<td>4-10</td>
</tr>
<tr>
<td>A</td>
<td>US 6,069,540 A (Berenz et al) 30 May 2000 (30 05 2000) entire document</td>
<td>1-11</td>
</tr>
</tbody>
</table>

- [ ] Further documents are listed in the continuation of Box C
- [ ]
- [ ]

<table>
<thead>
<tr>
<th>D</th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>&quot;T&quot;</td>
<td>later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention</td>
<td></td>
</tr>
<tr>
<td>&quot;X&quot;</td>
<td>document of particular relevance, the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone</td>
<td></td>
</tr>
<tr>
<td>&quot;Y&quot;</td>
<td>document of particular relevance, the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art</td>
<td></td>
</tr>
<tr>
<td>&quot;O&quot;</td>
<td>document member of the same patent family</td>
<td></td>
</tr>
</tbody>
</table>

**Date of the actual completion of the international search**

09 February 2009 (09 02 2009)

**Date of mailing of the international search report**

20 FEB 2009

**Name and mailing address of the ISA/US**

Mail Stop PCT, Attn: ISA/US, Commissioner for Patents

P.O. Box 1450, Alexandria, Virginia 22313-1450

Facsimile No 571-273-3201

**Authorized officer**

Lee W Young

PCT Helpdesk 571 272-4300

PCT OSP 571-272 7774

Form PCT/ISA/210 (second sheet) (April 2007)