**Title:** NON-VOLATILE ERASABLE AND PROGRAMMABLE INTERCONNECT CELL

A non-volatile, erasable and programmable interconnect cell (11) which includes a pass transistor, a select transistor (106), and a floating gate transistor (105) wherein a voltage applied to the pass transistor is drawn from a common connection between the floating gate transistor (105) and the select transistor (106).
FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

<table>
<thead>
<tr>
<th>Code</th>
<th>Country</th>
<th>Code</th>
<th>Country</th>
</tr>
</thead>
<tbody>
<tr>
<td>AT</td>
<td>Austria</td>
<td>FI</td>
<td>Finland</td>
</tr>
<tr>
<td>AU</td>
<td>Australia</td>
<td>FR</td>
<td>France</td>
</tr>
<tr>
<td>BB</td>
<td>Barbados</td>
<td>GA</td>
<td>Gabon</td>
</tr>
<tr>
<td>BE</td>
<td>Belgium</td>
<td>GB</td>
<td>United Kingdom</td>
</tr>
<tr>
<td>BF</td>
<td>Burkina Faso</td>
<td>GN</td>
<td>Guinea</td>
</tr>
<tr>
<td>BG</td>
<td>Bulgaria</td>
<td>GR</td>
<td>Greece</td>
</tr>
<tr>
<td>BJ</td>
<td>Benin</td>
<td>HU</td>
<td>Hungary</td>
</tr>
<tr>
<td>BR</td>
<td>Brazil</td>
<td>IE</td>
<td>Ireland</td>
</tr>
<tr>
<td>CA</td>
<td>Canada</td>
<td>IT</td>
<td>Italy</td>
</tr>
<tr>
<td>CF</td>
<td>Central African Republic</td>
<td>JP</td>
<td>Japan</td>
</tr>
<tr>
<td>CG</td>
<td>Congo</td>
<td>KP</td>
<td>Democratic People's Republic of Korea</td>
</tr>
<tr>
<td>CH</td>
<td>Switzerland</td>
<td>KR</td>
<td>Republic of Korea</td>
</tr>
<tr>
<td>CI</td>
<td>Côte d'Ivoire</td>
<td>LI</td>
<td>Liechtenstein</td>
</tr>
<tr>
<td>CM</td>
<td>Cameroon</td>
<td>LK</td>
<td>Sri Lanka</td>
</tr>
<tr>
<td>CS</td>
<td>Czechoslovakia</td>
<td>LU</td>
<td>Luxembourg</td>
</tr>
<tr>
<td>DE</td>
<td>Germany</td>
<td>MC</td>
<td>Monaco</td>
</tr>
<tr>
<td>DK</td>
<td>Denmark</td>
<td>MG</td>
<td>Madagascar</td>
</tr>
<tr>
<td>ES</td>
<td>Spain</td>
<td>MI</td>
<td>Mali</td>
</tr>
<tr>
<td>MN</td>
<td>Mongolia</td>
<td>MR</td>
<td>Mauritania</td>
</tr>
<tr>
<td>MW</td>
<td>Malawi</td>
<td>NL</td>
<td>Netherlands</td>
</tr>
<tr>
<td>NO</td>
<td>Norway</td>
<td>PL</td>
<td>Poland</td>
</tr>
<tr>
<td>RO</td>
<td>Romania</td>
<td>RU</td>
<td>Russian Federation</td>
</tr>
<tr>
<td>SD</td>
<td>Sudan</td>
<td>SE</td>
<td>Sweden</td>
</tr>
<tr>
<td>SN</td>
<td>Senegal</td>
<td>SU</td>
<td>Soviet Union</td>
</tr>
<tr>
<td>TD</td>
<td>Chad</td>
<td>TG</td>
<td>Togo</td>
</tr>
<tr>
<td>US</td>
<td>United States of America</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
NON-VOLATILE ERASABLE AND PROGRAMMABLE INTERCONNECT CELL

Gregg Josephson

BACKGROUND OF THE INVENTION

Field of the Invention

This invention relates to a non-volatile, erasable and programmable interconnect cell, and more specifically to a self-sensing interconnect cell.

Description of Related Art

Typically, in the prior art, static random access memory (SRAM) cells have been used to programmably control transistor switches to interconnect input and output leads. However, the use of SRAM cells in programmable interconnects has numerous disadvantages. For example, an SRAM cell generally requires four to six transistors, thereby resulting in a relatively large interconnect cell. Additionally, an SRAM cell is volatile, i.e. the cell must be reprogrammed if the power goes off.

Hence, attempts have been made to design an interconnect cell which is non-volatile. For example, floating gate transistors themselves have been used to connect input and output leads. Although this configuration reduces the size of the interconnect cell, the programming characteristics of a floating gate transistor result in inherently low performance relative to a standard non-programmable transistor.

Another prior art configuration includes a floating gate transistor and a select transistor coupled to a sense amplifier. The sense amplifier is then connected to a pass transistor which interconnects input and output leads. The sense amplifier provides a high performance interconnect by ensuring an efficient switching of the pass transistor, but, because of its size, sacrifices cell density in the process.
SUMMARY OF THE INVENTION

In accordance with this invention, a programmable interconnect cell is provided which overcomes certain of the disadvantages of the prior art by reducing the number of transistors and sensing means required in the memory cell, and ensuring a non-volatile memory, high speed, and low power consumption. The programmable interconnect cell of one embodiment of the present invention comprises a pass transistor connected to two leads. A programmable cell is connected to the control gate of the pass transistor, thereby providing voltages that selectively couple/uncouple the two leads. The programmable cell comprises a floating gate transistor connected to a select transistor. The voltage provided by the programmable cell is drawn from the common connection between the floating gate transistor and the select transistor.

This invention will be more fully understood in conjunction with the following detailed description taken together with the following drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 is a block level schematic diagram of an illustrative fully populated interconnect matrix in accordance with the present invention.

Figure 2 is a component level schematic diagram of an illustrative programmable cell used at the interconnect in accordance with the present invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

In accordance with the present invention, an erasable programmable read only memory (EPROM) or an electrically erasable programmable read only memory (EEPROM) is used. In general, an EPROM or EEPROM is characterized by having a "floating gate" to which there is no direct electrical connection, and a "control gate" to which an electrical potential is applied during program and erase operations.

The floating gate is separated from a substrate region by
a gate oxide layer of insulating material. The substrate
region includes symmetrical source and drain regions
(below the floating gate) which define a channel. The
floating gate and control gate are separated by a layer of
insulating material.

The principle upon which the EPROM or EEPROM device
operates is that electrons, or charge, are stored on the
"floating gate" in a capacitive manner, thereby creating a
non-volatile memory. Programming and erasing take place
by, for example, Fowler-Nordheim tunneling through a
tunnel oxide region.

An interconnect cell comprising an EPROM or EEPROM
device also reduces the total number of transistors
previously required for the memory cell. One embodiment
of the present invention which accomplishes this reduction
is shown in Figure 1.

Interconnect matrix 50 of Figure 1 is organized into
rows and columns of programmable cells and associated
N-type field effect pass transistors. Thus, a first
column comprises programmable cells 11, 15, 19, and
associated pass transistors 30, 34, 38. The drains of
pass transistors 30, 34, and 38 are connected to an input
line 1. The sources of field effect pass transistors 30,
34, and 38 are connected to an output lines 5, 6 and 7
respectively. The second, third, and fourth columns of
programmable cells and associated pass transistors are
configured in a similar manner and therefore are not
described further.

Signals delivered on input leads 1, 2, 3 and/or 4 are
selectively used to drive output leads 5, 6 or 7. In
other words, by programming certain cells, the user
selectively determines which input signal drives which
output. In accordance with this invention a programmed
cell makes a connection between input and output leads.

In one embodiment of the present invention, an output lead
is not connected to more than one input lead. Otherwise,
the two input leads may contend for control of the output lead which results in an indeterminate output state.

Figure 1 illustrates an interconnect matrix 50 of four input leads 1, 2, 3 and 4 and three output leads 5, 6 and 7. Generally, the number of output leads is less than or equal to the number of input leads. Recognizing the connection limitation described in the preceding paragraph, it logically follows that the number of possible programmed cells in the matrix is less than or equal to the number of outputs.

An input signal is delivered to the output lead if the programmable cell applies a proper voltage, i.e. a voltage of three to four volts is typically desired to sufficiently turn on the gate of its associated pass transistor. If the programmable cell applies a zero voltage to the gate of its associated pass transistor, no current flows and no connection between input and output leads is achieved. N-type transistors are used in one embodiment of this invention because N-type transistors provide less impedance than P-type transistors, thereby increasing the speed of the device. Moreover, N-type transistors also tend to pack more densely, thereby decreasing the size of the interconnect matrix.

In accordance with the present invention, the width and length of the pass transistors 30-41 have few limitations. Specifically, the larger the ratio of width to length of the pass transistor, the greater the size of the transistor, but the lower the impedance of the interconnect. Thus, a user can easily custom design an interconnect cell depending on whether the ultimate goal is higher density or higher speed. Additionally, the pass transistor allows impedance of the interconnect to be independent of the cell programming characteristics at a given voltage.

In one embodiment of the present invention shown in Figure 1, because the interconnect matrix is fully populated, i.e. the intersection of each row and column of
the matrix has an associated programmable cell and pass transistor, any input lead can be connected to any output lead in the matrix. Hence, out of the twelve programmable cells 11-22, a maximum of three (number of outputs) will be programmed to interconnect an input lead to an output lead. In practice, matrices of a minimum of ten inputs and ten outputs are common. Assuming a fully populated matrix, i.e. one hundred programmable cells in this example, a maximum of ten cells will be programmed (number of outputs). Therefore, a maximum of ten percent of the programmable cells will be programmed (10 \div 100 = 10\%). This percentage plays an important role in low power consumption by the interconnect matrix and will be described in more detail in a later section.

Figure 2 shows a component-level schematic diagram of the programmable cell as used in the matrix of Figure 1. Table 1 listed below includes five modes of operation for the programmable cell.

Table 1. Five Modes of Operation with Associated Lead Voltages.

<table>
<thead>
<tr>
<th>Mode</th>
<th>100</th>
<th>101</th>
<th>102</th>
<th>103</th>
</tr>
</thead>
<tbody>
<tr>
<td>Read</td>
<td>$V_{RF1}$</td>
<td>$V_{RF2}$</td>
<td>GND</td>
<td>$V_{CC}$</td>
</tr>
<tr>
<td>Erase</td>
<td>HV</td>
<td>5V</td>
<td>GND</td>
<td>Float</td>
</tr>
<tr>
<td>Program</td>
<td>-1.5V</td>
<td>HV</td>
<td>HV</td>
<td>Float</td>
</tr>
<tr>
<td>Verify Lo$V_t$</td>
<td>-1.5V</td>
<td>5V</td>
<td>I pull up</td>
<td>GND</td>
</tr>
<tr>
<td>Verify Hi$V_t$</td>
<td>$V_{REF}$</td>
<td>5V</td>
<td>I pull up</td>
<td>GND</td>
</tr>
</tbody>
</table>

The read mode is the normal mode for an interconnect cell. The read mode either connects the output lead to the input lead or maintains a state of disconnection, depending upon the bias created by voltages provided on leads 100-103 and the threshold voltage $V_t$ of floating gate transistor 105.
Regarding the biasing in the read mode, voltage $V_{\text{ref}}$, for example around 1.2 volts, is provided on lead 100, a voltage of $V_{\text{CC}}$, typically five volts, is provided at lead 103, and lead 102 is grounded. A voltage of $V_{\text{ref}}$ is provided on lead 101, where $V_{\text{ref}}$ is just enough to barely turn on select transistor 106.

The connection and no connection states correlate to low and high threshold voltages ($\text{LoV}_t$, $\text{HiV}_t$) of floating gate transistor 105 which will be described in more detail hereinafter. Generally, a high threshold voltage $\text{HiV}_t$ is between three and four volts while a low threshold voltage $\text{LoV}_t$ is approximately -1.5 volts. As will be seen in subsequent sections, the high and low threshold voltages are set in the erase and program modes respectively.

If a high threshold voltage $\text{HiV}_t$ is set on floating gate transistor 105, then the read mode voltage $V_{\text{ref}}$ will not be sufficient to turn on floating gate transistor 105 ($V_{\text{ref}} < \text{HiV}_t$). Because floating gate transistor 105 is off and select transistor 106 is on, select transistor 106 will draw the voltage on lead 104 to ground. Referring to Table 2 below, no current is established through transistors 105 and 106. Clearly, zero voltage will be provided on the gate of pass transistor 30 (for example) as seen in Figure 1. As a result, pass transistor 30 is off and no connection between input lead 1 and output lead 5 is made.

<table>
<thead>
<tr>
<th>Voltage on Lead 104</th>
<th>Current through Transistors 105 and 106</th>
</tr>
</thead>
<tbody>
<tr>
<td>$\text{LoV}_t$</td>
<td>Lesser of $V_{\text{CC}}$ or $V_{\text{ref}} - V_t$</td>
</tr>
<tr>
<td>$\text{HiV}_t$</td>
<td>$\phi V$</td>
</tr>
</tbody>
</table>

Table 2. Read Mode Results Given Low or High Threshold Voltage Set on Floating Gate Transistor 105.
where $V_t$ is the threshold voltage of floating gate transistor 105.

However, if a low threshold voltage $LoV_t$ is set on floating gate transistor 105, then the read mode voltage $V_{ref}$ will turn on floating gate transistor 105 ($V_{ref} > LoV_t$). By biasing and sizing select transistor 106, the current is reduced to less than 20µ amps, thereby minimizing the potential voltage drop across select transistor 106. Therefore, the voltage on lead 104 will be the lesser of $V_{in}$ (i.e. five volts) or a reference voltage $V_{ref}$ minus the threshold voltage $V_t$. For example, if the voltage on lead 100 is 1.5 volts and the threshold voltage $V_t$ is equal to -1.5 volts or less, then a satisfactory threshold voltage on lead 104 is established (1.5 - (-1.5) = 3). In other words, a minimum of 3 volts is assured to be provided on lead 104. As a result, connection is made between input lead 1 and output lead 5.

Because an interconnect matrix in a typical application has 10 percent or less of its programmable cells programmed (i.e. transistor 105 has a high threshold voltage $HiV_t$), this results in low power consumption in the interconnect matrix for the read mode. Furthermore, in accordance with the present invention, no sensing means are required in the interconnect cell, thereby making the interconnect cell self-sensing.

A goal of the erase mode is to provide a threshold voltage $V_t$ of between three to four volts on floating gate transistor 105. This goal is accomplished by applying a high voltage HV, typically around 14 volts, to control gate CG of transistor 105 via lead 100; placing a voltage of, for example, five volts on lead 101; grounding lead 102, and allowing lead 103 to float. This causes electrons to tunnel from the drain region of transistor 105 through the tunnel oxide layer to floating gate FG. This tunneling results in a sufficient number of electrons being stored within floating gate FG of transistor 105 to increase the threshold voltage $V_t$ of transistor 105 such
that transistor 105 will not turn on in response to read voltage $V_{\text{ref}}$ applied to lead 100 during the read mode.

In the program mode, the goal is to provide a threshold voltage $V_t$ of approximately -1.5 volts on floating gate transistor 105. This is accomplished by reversing the tunneling process. Hence, a positive charge is stored on the floating gate FG of transistor 105 by tunneling electrons from floating gate FG of transistor 105 through the tunnel oxide and into the drain region of that transistor. In one embodiment of the present invention, this is done by providing -1.5 volts on lead 100, applying a high voltage on leads 101 and 102 and, allowing lead 103 to float. Note that when applying these voltages that the source region of transistor 105 effectively becomes the drain region and vice versa.

The particular voltages recommended in Table 1 for configuring the programmable cells are illustrative. For example, referring to the use of -1.5 volts provided on lead 100 in the program mode, the more negative that voltage, the higher the voltage across the tunnel oxide and, therefore, the lower the programmed threshold voltage $V_t$ becomes. As indicated above, the goal is to provide a proper voltage across the tunnel oxide, thereby setting an appropriate threshold voltage $V_t$ for transistor 105.

In the final two modes of operation, verification is done to insure that transistor 105 has the proper threshold voltage $V_t$. Specifically, the purpose of the verify low threshold voltage LoV mode is to verify that, in fact, -1.5 volts has been set as the threshold voltage $V_t$ of transistor 105 after programming has occurred. This verification is accomplished by providing -1.5 volts on lead 100, providing five volts on lead 101, setting lead 103 to ground, and connecting a current source I pull-up to lead 102. If threshold voltage $V_t$ on floating gate transistor 105 is set to less than -1.5 volts, then both transistors, i.e. floating gate transistor 105 and select transistor 106, are on and the voltage on lead 102 will be
pulled down to ground. If the voltage on lead 102 is not pulled down, threshold voltage \( V_t \) has not been programmed low enough. Hence, floating gate transistor 105 has an unacceptable threshold voltage.

The purpose of the verify high threshold voltage \( \text{Hi} V_t \) mode is to verify that the threshold voltage \( V_t \) of floating gate transistor 105 is approximately three to four volts after erasing of floating gate transistor 105. To accomplish this verification, a similar process is followed.

All input voltages are identical to the verify low threshold voltage mode \( \text{Lo} V_t \) with the exception of the voltage applied to lead 100. In the verify high threshold voltage \( \text{Hi} V_t \) mode, a reading mode voltage, i.e., \( V_{\text{ref3}} \), where \( V_{\text{ref3}} \) is higher than \( V_{\text{ref}} \) by approximately one volt (using provided voltages, \( V_{\text{ref3}} \) is between 2.0 and 2.5 volts), or higher, is applied to the control gate of transistor 105. Assuming a proper high threshold voltage has been established, floating gate transistor 105 remains off.

Hence, the voltage on lead 102 will be drawn up to five volts by select transistor 106. If the voltage on lead 102 is not drawn up, then floating gate transistor 105 has turned on in response to the reference voltage \( V_{\text{ref3}} \) and is erased to an unacceptably low level.

While our invention has been described with respect to certain embodiments, the scope of the present invention is defined by the appended claims and is not necessarily limited to the embodiments described herein, which are merely illustrative. For example, the specific voltage levels, the type of field-effect transistors, and the type of floating gate transistor are illustrative. Accordingly, other embodiments and variations not described herein may be within the scope of our invention, as defined by the appended claims.
CLAIMS

I claim:

1. An interconnect cell for coupling a first lead to a second lead, said interconnect cell comprising:
   a first transistor, having first and second terminals defining a signal carrying path and a control terminal, coupled to said first lead and said second lead of said interconnect cell;
   a non-volatile programmable cell connected to said control terminal of said first transistor;
   wherein said programmable cell transfers a first voltage to said control terminal to turn on/off said transistor, thereby coupling/decoupling said first lead to said second lead.

2. An interconnect cell of Claim 1 wherein said programmable cell comprises:
   a second transistor including a floating gate, a control gate, and source and drain regions; and
   a third transistor, having source and drain regions, said drain of said third transistor connected said source region of said second transistor;
   wherein said first voltage is drawn from said common connection between said second transistor and said third transistor.

3. An interconnect cell of Claim 2 wherein said programmable cell is programmably erasable.

4. An interconnect cell of Claim 2 wherein said programmable cell is electrically erasable.

5. An interconnect cell for coupling a first lead to a second lead, said interconnect cell comprising:
   a first transistor having a gate, source and drain regions, said drain of said first transistor
connected to said first lead of said interconnect cell, said source of said first transistor connected to said second lead of said interconnect cell;

a non-volatile programmable cell connected to said gate of said first transistor;

wherein said programmable cell transfers a first voltage to said gate to control said transistor, thereby connecting/disconnecting said first lead to said second lead.

6. An interconnect cell of Claim 5 wherein said programmable cell comprises:

a second transistor having a floating gate, a control gate, and source and drain regions, said drain of said second transistor connected to a first voltage source, said control gate of said second transistor connected to a second voltage source; and a third transistor having a control gate, source and drain regions, said source of said third transistor connected to a third voltage source, said gate of said third transistor connected to a fourth voltage source, said drain of said third transistor connected to said source of said second transistor;

wherein said first voltage is drawn from said common connection between said second transistor and said third transistor.

7. An interconnect cell of Claim 6 wherein said programmable cell is programmably erasable.

8. An interconnect cell of Claim 6 wherein said programmable cell is electrically erasable.
1. An interconnect cell for coupling a first lead to a second lead, said interconnect cell comprising:
   a first transistor, having first and second terminals defining a signal carrying path and a control terminal, coupled to said first lead and said second lead of said interconnect cell; and
   a non-volatile programmable cell connected to said control terminal of said first transistor;
   wherein said programmable cell transfers a first voltage to said control terminal to turn on/off said transistor, thereby coupling/decoupling said first lead to said second lead.

2. An interconnect cell of Claim 1 wherein said programmable cell comprises:
   a second transistor including a floating gate, a control gate, and source and drain regions, said drain of said second transistor connected to a first variable voltage source, said control gate of said second transistor connected to a second variable voltage source; and
   a third transistor having a control gate, source and drain regions, said source of said third transistor connected to a third variable voltage source, said gate of said third transistor connected to a fourth variable voltage source, said drain of said third transistor connected to said source region of said second transistor;
   wherein said first voltage is drawn from the common connection between said second transistor and said third transistor.

3. An interconnect cell of Claim 2 wherein said programmable cell is programmably erasable.
4. An interconnect cell of Claim 2 wherein said programmable cell is electrically erasable.

5. An interconnect cell for coupling a first lead to a second lead, said interconnect cell comprising:
   a first transistor having a gate, source and drain regions, said drain of said first transistor connected to said first lead of said interconnect cell, said source of said first transistor connected to said second lead of said interconnect cell; and
   a non-volatile programmable cell connected to said gate of said first transistor;
   wherein said programmable cell transfers a first voltage to said gate to control said transistor, thereby connecting/disconnecting said first lead to said second lead.

6. An interconnect cell of Claim 5 wherein said programmable cell comprises:
   a second transistor having a floating gate, a control gate, and source and drain regions, said drain of said second transistor connected to a first variable voltage source, said control gate of said second transistor connected to a second variable voltage source; and
   a third transistor having a control gate, source and drain regions, said source of said third transistor connected to a third variable voltage source, said gate of said third transistor connected to a fourth variable voltage source, said drain of said third transistor connected to said source region of said second transistor;
   wherein said first voltage is drawn from the common connection between said second transistor and said third transistor.
7. An interconnect cell of Claim 6 wherein said programmable cell is programmable erasable.

8. An interconnect cell of Claim 6 wherein said programmable cell is electrically erasable.

9. A programmable cell comprising:
   a first transistor having a floating gate, a control gate, and source and drain regions, said drain region of said first transistor connected to a first variable voltage source, said control gate of said first transistor connected to a second variable voltage source; and
   a second transistor having a control gate, and source and drain regions, said source region of said second transistor connected to a third variable voltage source, said gate of said second transistor connected to a fourth variable voltage source, said drain of said transistor connected to said source region of said first transistor;
   wherein a first voltage is drawn from the common connection between said first transistor and said second transistor.

10. The programmable cell of Claim 9 wherein said first, second, third and fourth variable voltage sources selectively enable reading, writing and programming of said programmable cell, and threshold voltage verification of said first transistor.
INTERNATIONAL SEARCH REPORT

International Application No. PCT/US92/03619

I. CLASSIFICATION OF SUBJECT MATTER

According to International Patent Classification (IPC) or to both National Classification and IPC

IPC (5): G11C 7/00
US CL: 365/189.01, 185

II. FIELDS SEARCHED

Minimum Documentation Searched

<table>
<thead>
<tr>
<th>Classification System</th>
<th>Classification Symbols</th>
</tr>
</thead>
<tbody>
<tr>
<td>U.S.</td>
<td>365/189.01, 189.08, 189.09, 185</td>
</tr>
</tbody>
</table>

Documentation Searched other than Minimum Documentation
to the Extent that such Documents are Included in the Fields Searched

III. DOCUMENTS CONSIDERED TO BE RELEVANT

<table>
<thead>
<tr>
<th>Category</th>
<th>Citation of Document, with indication, where appropriate, of the relevant passages</th>
<th>Relevant to Claim No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>US, A, 4,796,229 (GREER, JR. ET AL) 03 January 1989, See column 2, line 43 to column 3, line 16.</td>
<td>1,5</td>
</tr>
<tr>
<td>Y</td>
<td>US, A, 4,943,943 (HAYASHI ET AL) 24 July 1990, See column 1, lines 33-40.</td>
<td>2,6</td>
</tr>
</tbody>
</table>

* Special categories of cited documents:
  "A" document defining the general state of the art which is not considered to be of particular relevance
  "E" earlier document but published on or after the international filing date
  "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
  "O" document relating to an oral disclosure, use, exhibition or other means
  "P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority data and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"A" document member of the same patent family

IV. CERTIFICATION

Date of the Actual Completion of the International Search: 23 June 1992

Date of Mailing of this International Search Report: 06 Jul 1992

International Searching Authority: ISA/US

Signature of Authorized Office: Joseph A. Popek