



(51) International Patent Classification:

H01L 27/02 (2006.01) **H01L 21/8242** (2006.01)
H01L 27/108 (2006.01)

(21) International Application Number:

PCT/US2011/049927

(22) International Filing Date:

31 August 2011 (31.08.2011)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

12/917,843 2 November 2010 (02.11.2010) US

(71) Applicant (for all designated States except US): **NATIONAL SEMICONDUCTOR CORPORATION** [US/US]; 2900 Semiconductor Drive, M/S D3-579, Santa Clara, CA 95051-8090 (US).

(72) Inventors: **HOPPER, Peter, J.**; 4327 Verdigris Circle, San Jose, CA 95134 (US). **FRENCH, William**; 1198 Topaz Avenue, San Jose, CA 95117 (US).

(74) Agent: **PICKERING, Mark**; P.O. Box 151440, San Rafael, CA 94915-1440 (US).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

— with international search report (Art. 21(3))

[Continued on next page]

(54) Title: SEMICONDUCTOR CAPACITOR




FIG. 1A

(57) Abstract: A semiconductor capacitor (100, 150) with large area plates and a small footprint is formed on a semiconductor wafer (310) by forming an opening (320) in the wafer (310), depositing first metal atoms (326) through a first shadow mask (214A) that lies spaced apart from the wafer (310) to form a first metal layer (330) in the opening (320), a dielectric layer (334) on the first metal layer (330), and second metal atoms (340) through a second shadow mask (214B) that lies spaced apart from the wafer (310) to form a second metal layer (342) on the dielectric layer (334).



— *before the expiration of the time limit for amending the
claims and to be republished in the event of receipt of*

amendments (Rule 48.2(h))

SEMICONDUCTOR CAPACITOR

TECHNICAL FIELD

5 The present invention relates to semiconductor capacitors and, more particularly, to a semiconductor capacitor with large area plates and a small footprint that is formed with shadow masks and only two lithography steps.

BACKGROUND ART

10

A semiconductor capacitor is a well-known structure that typically includes two metal plates that are vertically separated by a dielectric layer. Semiconductor capacitors are commonly formed as part of the metal interconnect structure, which allows the capacitors to be formed without requiring any additional lithography steps.

15

For example, the lower capacitor plate can be formed at the same time that a first metal layer is etched to form a first layer of metal traces, while the upper capacitor plate can be formed at the same time that a second metal layer is etched to form a second layer of metal traces. In this case, the interlayer dielectric that electrically isolates the first layer of metal traces from the second layer of metal traces functions as the capacitor dielectric.

20

Although a capacitor which is formed as part of the metal interconnect structure does not require any additional lithography steps, and thus comes for free, the capacitance of the capacitor is limited by the available area and the requirements of the metal interconnect structure. In other words, the area that can be occupied by a capacitor, the vertical spacing between the first and second layers of metal traces, and the material used as the interlayer dielectric are defined by the requirements of the metal interconnect structure, not by the requirements of the capacitor.

25

When not defined by the requirements of the metal interconnect structure, the capacitance provided by a capacitor can be increased by utilizing different dielectric materials, such as high k materials. In addition, the capacitance can be increased by increasing the area of the plates. One common approach to forming a capacitor with

30

large area plates and a small footprint is to form plates that conformally line an opening anisotropically dry etched in the substrate.

Another common approach to forming a capacitor with large area plates and a small footprint is to use a number of small area interleaved plates, where each odd numbered plate is connected together to form a first capacitor plate, and each even number plate is connected together to form a second capacitor plate. Thus, even though the area of each plate is small, the effective areas of the first and second capacitor plates are much larger. A further approach is to form a number of interleaved plates in an opening anisotropically dry etched in the substrate.

These approaches to increasing the capacitance provided by a capacitor, however, typically require a large number of lithography steps. Lithography, in turn, is one of the most expensive steps in a semiconductor fabrication process. In addition, when capacitor plates are formed to conformally line an opening anisotropically dry etched in the substrate, the materials deposited to form the capacitor tend to have a non-uniform thickness, and be very thin at the bottom corners of the opening where the bottom surface and the vertical side wall of the opening meet. As a result, these capacitors tend to have a higher defect rate.

Thus, there is a need for a capacitor with large area plates and a small footprint that is formed with a limited number of lithography steps.

DISCLOSURE OF INVENTION

The capacitor of the present invention provides large area plates and a small footprint. A capacitor of the present invention includes an opening in a semiconductor wafer, and a first non-conductive layer that lies within the opening and touches the semiconductor wafer. The first non-conductive layer has a substantially uniform thickness. The capacitor also includes a first conductive structure that lies within the opening and touches the first non-conductive layer. The first conductive structure has a substantially uniform thickness. The capacitor additionally has a second non-conductive layer that lies within the opening and touches the first non-conductive layer and the first conductive structure. The second non-conductive layer has a substantially uniform thickness. The capacitor further has a second conductive

structure that lies within the opening and touches the second non-conductive layer. The second conductive structure has a substantially uniform thickness.

A method of forming a capacitor in the present invention includes forming a first opening in a semiconductor wafer, and forming a first non-conductive layer in the first opening to touch the semiconductor wafer. The first non-conductive layer has a substantially uniform thickness and forms a second opening. The method also includes depositing a plurality of first atoms on the first non-conductive layer to form a first metal structure in the second opening that touches the first non-conductive layer. The first atoms pass through a first shadow mask. The first shadow mask is spaced apart from a top surface of the first non-conductive layer. The first metal structure has a substantially uniform thickness and forms a third opening. The method additionally includes forming a second non-conductive layer in the third opening to touch the first non-conductive layer and the first metal structure. The second non-conductive layer has a substantially uniform thickness and forms a fourth opening. The method further includes depositing a plurality of second atoms on the second non-conductive layer to form a second metal structure in the fourth opening to touch the second non-conductive layer. The second atoms pass through a second shadow mask. The second shadow mask is spaced apart from a top surface of the second non-conductive layer. The second metal structure has a substantially uniform thickness.

BRIEF DESCRIPTION OF DRAWINGS

FIGS. 1A and 1B are views illustrating examples of capacitors in accordance with the present invention. FIG. 1A is a cross-sectional view illustrating an example of a capacitor 100 in accordance with a first embodiment of the present invention. FIG. 1B is a cross-sectional view illustrating an example of a capacitor 150 in accordance with a second embodiment of the present invention.

FIGS. 2A-2C are views illustrating an example of a semiconductor processing system in accordance with the present invention. FIG. 2A is a cross-sectional view illustrating an example of a metal deposition chamber 200 in accordance with the present invention. FIGS. 2B and 2C are plan views illustrating examples of shadow

mask 214 in accordance with the present invention. FIG. 2B is a shadow mask 214A illustrating a first example of shadow mask 214 in accordance with the present invention, while FIG. 2C is a shadow mask 214B illustrating a second example of shadow mask 214 in accordance with the present invention.

5 FIGS. 3A-3B are views illustrating an example of the first step of a method of forming a capacitor in accordance with the present invention. FIG. 3A is a plan view, while FIG. 3B is a cross-sectional view taken along line 3B-3B of FIG. 3A.

 FIGS. 4A-4C are views illustrating an example of the second step of the method of forming the capacitor in accordance with the present invention. FIG. 4A is a plan
10 view, while FIG. 4B is a cross-sectional view taken along line 4B-4B of FIG. 4A. FIG. 4C is a cross-sectional view that illustrates an alternate embodiment.

 FIG. 5 is a cross-sectional view illustrating an example of the results of the third step of the method of forming the capacitor in accordance with the present invention.

15 FIG. 6 is a cross-sectional view illustrating an example of the fourth step of the method of forming the capacitor in accordance with the present invention.

 FIG. 7 is a cross-sectional view illustrating an example of the results of the fifth step of the method of forming the capacitor in accordance with the present invention.

 FIG. 8 is a cross-sectional view illustrating an example of the sixth step of the
20 method of forming the capacitor in accordance with the present invention.

 FIG. 9 is a cross-sectional view illustrating an example of the results of the seventh step of the method of forming the capacitor in accordance with the present invention.

 FIG. 10 is a cross-sectional view illustrating an example of a second round of n
25 additional rounds of the method of forming the capacitor in accordance with the present invention.

 FIG. 11 is a cross-sectional view illustrating an example of the next step following completion of the n additional rounds and the seventh step in the method of forming the capacitor in accordance with the present invention.

30 FIG. 12 is a cross-sectional view illustrating an example of the next step following the planarization in the method of forming the capacitor in accordance with the present invention.

FIG. 13 is a cross-sectional view illustrating an example of the next step following the removal of patterned photoresist layer 362 in the method of forming the capacitor in accordance with the present invention.

FIG. 14 is a cross-sectional view illustrating an example of a plasma etching chamber 1400 in accordance with a second embodiment of the present invention.

FIGS. 15A and 15B are plan views illustrating examples of definitional shadow masks in accordance with the present invention. FIG. 15A shows a first definitional shadow mask 1510, while FIG. 15B shows a second definitional shadow mask 1520.

FIG. 16 is a cross-sectional view illustrating an example of a plasma etching chamber 1600 in accordance with a third embodiment of the present invention.

FIG. 17 is a cross-sectional view illustrating an example of the support regions 1514 and 1524 of the definitional shadow masks 1510 and 1520 in accordance with the present invention.

15 MODE(S) FOR CARRYING OUT THE INVENTION

FIGS. 1A and 1B show views that illustrate examples of capacitors in accordance with the present invention. As described in greater detail below, the present invention is a capacitor with large area plates and a small footprint that is formed with shadow masks and only two lithography steps.

FIG. 1A shows a cross-sectional view that illustrates an example of a capacitor 100 in accordance with a first embodiment of the present invention. As shown in FIG. 1A example, capacitor 100 includes a semiconductor substrate 110, and an opening 112 in semiconductor substrate 110.

As further shown in FIG. 1A example, capacitor 100 includes a non-conductive layer 114 that lies within opening 112 and touches semiconductor substrate 110. Non-conductive layer 114 has a substantially uniform thickness. Capacitor 100 also includes a conductive structure 116 that lies completely within opening 112 and touches non-conductive layer 114. As with non-conductive layer 114, conductive structure 116 also has a substantially uniform thickness.

In addition, capacitor 100 includes a non-conductive layer 120 that lies completely within opening 112 and touches non-conductive layer 114 and conductive

structure 116. Further, capacitor 100 includes a conductive structure 122 that lies completely within opening 112 and touches non-conductive layer 120. As above, non-conductive layer 120 and conductive structure 122 each has a substantially uniform thickness.

5 As additionally shown in the FIG. 1A example, the conductive structures 116 and 122 are arranged within opening 112 so that a first portion 124 of conductive structure 116 lies vertically below conductive structure 122, while a second portion 126 of conductive structure 116 lies vertically below no portion of conductive structure 122.

10 In addition, capacitor 100 includes a non-conductive region 130 that lies completely within opening 112 and touches non-conductive layer 120 and conductive structure 122. Further, capacitor 100 includes a non-conductive layer 132 that touches semiconductor substrate 110, non-conductive layer 114, conductive structure 116, non-conductive layer 120, conductive structure 122, and non-conductive region
15 130.

Capacitor 100 also includes a metal contact 134 and a metal contact 136. Metal contact 134 extends through non-conductive layer 132 so that the bottom surface of metal contact 134 makes an electrical connection with conductive structure 116. Similarly, metal contact 136 extends through non-conductive layer 130 so that
20 the bottom surface of metal contact 136 makes an electrical connection with conductive structure 122.

Both metal contact 134 and metal contact 136 are electrically isolated from semiconductor substrate 110. In addition, metal contact 134 is spaced apart from and electrically isolated from conductive structure 122, while metal contact 136 is
25 spaced apart from and electrically isolated from conductive structure 116.

FIG. 1B shows a cross-sectional view that illustrates an example of a capacitor 150 in accordance with a second embodiment of the present invention. Capacitor 150 is similar to capacitor 100 and, as a result, utilizes the same reference numerals to designate the elements which are common to both capacitors.

30 As shown in FIG. 1B example, capacitor 150 differs from capacitor 100 in that capacitor 150 further includes a non-conductive layer 152 that lies completely within opening 112 and touches non-conductive layer 120 and conductive structure 122.

Capacitor 150 also includes a conductive structure 154 that lies completely within opening 112 and touches non-conductive layer 152.

In addition, capacitor 100 includes a non-conductive layer 156 that lies completely within opening 112 and touches non-conductive layer 152 and conductive structure 154. Further, capacitor 100 includes a conductive structure 158 that lies completely within opening 112 and touches non-conductive region 130 and non-conductive layer 156. As above, non-conductive layer 152, conductive structure 154, non-conductive layer 156, and conductive structure 158 each has a substantially uniform thickness.

The conductive structures 154 and 158 are arranged within opening 112 so that substantially all of conductive structure 154 lies vertically over conductive structure 116, and substantially all of conductive structure 158 lies vertically over conductive structure 122. Further, non-conductive layer 132 also touches non-conductive layer 152, conductive structure 154, non-conductive layer 156, and conductive structure 158.

In addition, the bottom surface of metal contact 134 makes an electrical connection with conductive structure 154, while metal contact 134 is spaced apart from and electrically isolated from conductive structure 158. Similarly, the bottom surface of metal contact 136 makes an electrical connection with conductive structure 158, while metal contact 136 is spaced apart from and electrically isolated from conductive structure 154.

As a result, capacitor 150 includes a first capacitor plate that includes conductive structures 116 and 154, and a second capacitor plate that includes conductive structures 122 and 158. Thus, compared to the two structures 116 and 122 used by capacitor 100, capacitor 150 illustrates that four or more interleaved structures can alternately be used to increase the effective areas of the capacitor plates and thereby the capacitance. Therefore, as a result of forming capacitors 100 and 150 in opening 112, capacitors 100 and 150 each have large area plates and a small footprint.

The method of the present invention utilizes a multi-chamber semiconductor processing system. A multi-chamber semiconductor processing system is a system that accepts a wafer, reduces the air pressure within the system to a level that is

below atmospheric pressure, and then moves the wafer from chamber to chamber in a specified sequence without breaking the vacuum. While in each chamber, the wafer is subjected to a specific processing step.

For example, a multi-chamber semiconductor processing system can be implemented with a cluster tool or a sequencer. A cluster tool provides random access such that the specified sequence can be from any chamber to any other chamber. A sequencer, on the other hand, provides a fixed sequence of chambers.

In a first embodiment of the present invention, the multi-chamber semiconductor processing system includes three chambers: a first chamber for depositing a dielectric, a second chamber for depositing a metal, and a third chamber for depositing a metal. The first chamber can be implemented with any conventional dielectric deposition chamber, such as a chemical vapor deposition (CVD) chamber. The second and third chambers can be implemented with, for example, a plasma vapor deposition (PVD) chamber.

In accordance with the present invention, the second and third chambers of the multi-chamber semiconductor processing system are each modified to include a shadow mask that lies above and spaced apart from the to-be-processed surface of the wafer. A shadow mask is a metal plate, such as an aluminum plate, which has been processed to include a pattern that extends completely through the metal plate.

FIGS. 2A-2C shows views that illustrate an example of a semiconductor processing system in accordance with the present invention. FIG. 2A shows a cross-sectional view that illustrates an example of a metal deposition chamber 200 in accordance with the present invention. As shown in FIG. 2A, metal deposition chamber 200, which is sealed during operation, includes a wafer support 210, such as a chuck, a target 212 which lies above and spaced apart from wafer support 210, and a shadow mask 214 which lies between wafer support 210 and target 212.

In addition, metal deposition chamber 200 includes a frame structure 216 that is connected to wafer support 210, target 212, and shadow mask 214 to support wafer support 210, target 212, and shadow mask 214. Shadow mask 214 can be rigidly attached to frame structure 216 so that the distance between wafer support 210 and shadow mask 214 is fixed.

Optionally, the distance between wafer support 210 and shadow mask 214 can be varied. For example, frame structure 216 can include a vertical actuator 218 that vertically moves shadow mask 214. Alternately, wafer support 210, which can be vertically movable to engage a wafer that has been inserted into chamber 200, can be modified to include a larger vertical extension that allows the distance between wafer support 210 and shadow mask 214 to be varied.

Further, for added flexibility, metal deposition chamber 200 can include a shadow mask movement structure, such as a robotic arm, that is connected to frame structure 216 to move shadow mask 214 into position, and then remove shadow mask 214. The shadow mask movement structure allows metal deposition chamber 200 to be used with or without shadow mask 214 without the need to open chamber 200.

FIGS. 2B and 2C show plan views that illustrate examples of shadow mask 214 in accordance with the present invention. FIG. 2B shows a shadow mask 214A that illustrates a first example of shadow mask 214 in accordance with the present invention, while FIG. 2C shows a shadow mask 214B that illustrates a second example of shadow mask 214 in accordance with the present invention.

As shown in FIG. 2B, shadow mask 214A includes a metal plate 220, such as an aluminum plate, and an opening 222 that extends through metal plate 220. Similarly, as shown in FIG. 2C, shadow mask 214B includes a metal plate 230, such as an aluminum plate, and an opening 232 that extends through metal plate 230.

In accordance with the present invention, the second chamber of the multi-chamber semiconductor processing system is implemented with metal deposition chamber 200 where shadow mask 214 is implemented with shadow mask 214A, while the third chamber of the multi-chamber semiconductor processing system is implemented with metal deposition chamber 200 where shadow mask 214 is implemented with shadow mask 214B.

FIGS. 3A-3B show views that illustrate an example of the first step of a method of forming a capacitor in accordance with the present invention. FIG. 3A shows a plan view, while FIG. 3B shows a cross-sectional view taken along line 3B-3B of FIG. 3A. As shown in FIGS. 3A-3B, the method of the present invention utilizes a conventionally-formed semiconductor wafer 310. In the present example, a <100> silicon wafer is utilized, although other wafers can also be used.

As further shown in FIGS. 3A-3B, the method of the present invention begins by depositing a masking layer 312 on the top surface of wafer 310 in a conventional manner. Masking layer 312 can be implemented with, for example, silicon nitride. Following this, a patterned photoresist layer 314 is formed on the top surface of
5 masking layer 312.

Patterned photoresist layer 314 is formed in a conventional manner, which includes depositing a layer of photoresist, projecting a light through a patterned black/clear glass plate known as a mask to soften the photoresist regions exposed by the light, and then removing the softened photoresist regions.

10 After patterned photoresist layer 314 has been formed, the exposed region of masking layer 312 is etched in a conventional manner to form an opening 316 that exposes the top surface of wafer 310. Once the top surface of wafer 310 has been exposed, patterned photoresist layer 314 is removed in a conventional manner.

FIGS. 4A-4C show views that illustrate an example of the second step of the
15 method of forming the capacitor in accordance with the present invention. FIG. 4A shows a plan view, while FIG. 4B shows a cross-sectional view taken along line 4B-4B of FIG. 4A. FIG. 4C shows a cross-sectional view that illustrates an alternate embodiment.

As shown in FIGS. 4A-4B, following the removal of patterned photoresist layer
20 314, wafer 310 is anisotropically wet etched in a conventional manner using conventional etchants, such as Tetra Methyl Ammonium Hydroxide (TMAH) or Potassium Hydroxide (KOH), to form an opening 320 in wafer 310. As further shown in FIGS. 4A-4B, an anisotropic wet etch of a <100> silicon wafer etches along the crystallographic planes to form opening 320 with a flat bottom surface and flat non-
25 vertical side walls having an angle α equal to 54.7° .

Alternately, wet etchants which are insensitive to the crystallographic planes, such as hydrofluoric nitric acid (HNA), can be used with any type of wafer to form opening 320. As illustrated in FIG. 4C, etchants which are insensitive to the
30 crystallographic planes etch equally in all directions and, thereby, form opening 320 with a flat bottom surface and rounded side walls. After opening 320 has been formed as shown in FIG. 4B or 4C, masking layer 312 is removed in a conventional manner.

FIG. 5 shows a cross-sectional view that illustrates an example of the results of the third step of the method of forming the capacitor in accordance with the present invention. As shown in FIG. 5, after opening 320 has been formed and masking layer 312 has been removed, the method of the present invention continues by inserting
5 wafer 310 into the first chamber of the multi-chamber semiconductor processing system.

Once inserted into the first chamber, a dielectric layer 322 with a substantially uniform thickness is deposited on the top surface of wafer 310 in a conventional fashion. The deposition of dielectric layer 322 forms an opening 324. After the
10 formation of dielectric layer 322, wafer 310 is removed from the first chamber. As shown in FIG. 5, dielectric layer 322 is conformally formed to line opening 320.

FIG. 6 shows a cross-sectional view that illustrates an example of the fourth step of the method of forming the capacitor in accordance with the present invention. As shown in FIG. 6, after wafer 310 has been removed from the first chamber, wafer
15 310 is inserted into the second chamber of the multi-chamber semiconductor processing system to lie on wafer support 210.

Once inserted into the second chamber, a number of first metal atoms 326 are dislodged from target 212 in a conventional fashion. The dislodged first metal atoms 326 are electrically attracted to wafer 310, which is grounded, and pass through
20 shadow mask 214/214A to form a first metal structure 330 on the top surface of dielectric layer 322. The deposition of the first metal atoms 326 forms an opening 332.

As shown in FIG. 6, due to shadow mask 214/214A, first metal structure 330 extends from the top horizontal surface of dielectric layer 322, down one side of
25 opening 324, across the bottom surface, and only partially up the opposite side of opening 324. As a result, first metal structure 330 touches the top horizontal surface of dielectric layer 322 on one side of opening 324, but does not touch the top horizontal surface of dielectric layer 322 on the opposite side of opening 324. After the formation of first metal structure 330, wafer 310 is removed from the second
30 chamber.

In a conventional PVD process, the dislodged atoms 326 are highly anisotropic. As a result, first metal structure 330 has a substantially uniform thickness, except for

the periphery which tends to be sloped as a result of the dislodged atoms 326 which are not perfectly anisotropic. In addition, to further improve on the feature definition, shadow mask 214/214A is placed as close as possible to the top surface of dielectric layer 322 without touching dielectric layer 322, thereby limiting the effect of the non-anisotropic atoms 326 that pass through shadow mask 214/214A.

FIG. 7 shows a cross-sectional view that illustrates an example of the results of the fifth step of the method of forming the capacitor in accordance with the present invention. After wafer 310 has been removed from the second chamber, wafer 310 is again inserted into the first chamber of the multi-chamber semiconductor processing system.

Once inserted into the first chamber, a dielectric layer 334 with a substantially uniform thickness is deposited on the top surface of dielectric layer 322 and first metal structure 330 in a conventional fashion. The deposition of the dielectric layer 334 forms an opening 336. After the formation of dielectric layer 334, wafer 310 is removed from the first chamber. As shown in FIG. 7, dielectric layer 334 is conformally formed over dielectric layer 322 and first metal structure 330.

FIG. 8 shows a cross-sectional view that illustrates an example of the sixth step of the method of forming the capacitor in accordance with the present invention. As shown in FIG. 8, after wafer 310 has been removed from the first chamber, wafer 310 is inserted into the third chamber of the multi-chamber semiconductor processing system to lie on wafer support 210.

Once inserted into the third chamber, a number of second metal atoms 340 are dislodged from target 212 in a conventional fashion. The dislodged second metal atoms 340 are electrically attracted to wafer 310, which is grounded, and pass through shadow mask 214/214B to form a second metal structure 342 on the top surface of dielectric layer 334. The deposition of the second metal atoms 340 forms an opening 344.

As shown in FIG. 8, due to shadow mask 214/214B, second metal structure 342 extends from the top horizontal surface of dielectric layer 334, down one side of opening 336, across the bottom surface, and only partially up the opposite side of opening 336. As a result, second metal structure 342 touches the top horizontal surface of dielectric layer 334 on one side of opening 336, but does not touch the top

horizontal surface of dielectric layer 334 on the opposite side of opening 336. After the formation of second metal structure 342, wafer 310 is removed from the third chamber.

As above, the dislodged atoms 340 are highly anisotropic. As a result, second metal structure 342 has a substantially uniform thickness, except for the periphery which tends to be sloped as a result of the dislodged atoms 340 which are not perfectly anisotropic. In addition, to further improve on the feature definition, shadow mask 214/214B is placed as close as possible to the top surface of dielectric layer 334 without touching dielectric layer 334, thereby limiting the effect of the non-anisotropic atoms 340 that pass through shadow mask 214/214B.

FIG. 9 shows a cross-sectional view that illustrates an example of the results of the seventh step of the method of forming the capacitor in accordance with the present invention. After wafer 310 has been removed from the third chamber, wafer 310 is again inserted into the first chamber of the multi-chamber semiconductor processing system. Once inserted into the first chamber, a thick dielectric layer 346 is deposited on the top surface of dielectric layer 334 and second metal structure 342 in a conventional fashion. After the formation of dielectric layer 346, wafer 310 is removed from the first chamber.

The formation of the metal structures can be terminated following the formation of second metal structure 342 or, alternately, the formation of metal structures can continue for n additional rounds before dielectric layer 346 is formed. FIG. 10 shows a cross-sectional view that illustrates an example of a second round of n additional rounds of the method of forming the capacitor in accordance with the present invention.

As shown in FIG. 10, a second round of n additional rounds can be performed by moving wafer 310 into the first chamber, where a dielectric layer 348 with a substantially uniform thickness is formed on dielectric layer 334 and second metal structure 342. Next, wafer 310 is removed from the first chamber and inserted into the second chamber, where a third metal structure 350 is formed on dielectric layer 348. Following this, wafer 310 is moved from the second chamber back to the first chamber, where a dielectric layer 352 is formed on dielectric layer 348 and third metal structure 350.

After this, wafer 310 is moved from the first chamber to the third chamber, where a fourth metal structure 354 is formed on dielectric layer 352. Following this, wafer 310 is moved from the third chamber back to the first chamber, where thick dielectric layer 346 is formed on dielectric layer 352 and fourth metal structure 354.

5 The number of n additional rounds to be performed is defined by the capacitance value to be obtained, as limited by the dimensions of opening 320 (i.e., a shallow opening 320 can not accommodate a large number of metal structures) and an upper limit. The upper limit can be statistically determined by the defect rate and the allowable failure rate. For example, if one out of every thousand rounds has a
10 defect that causes a capacitor to fail, and the allowable failure rate is one out of every fifty capacitors, then each capacitor can include an upper limit of 20 rounds.

One of the principal causes of failure is the formation of pin holes in the dielectric layers that separate the adjacent metal structures. As a result, each of the dielectric layers 322, 334, 346, 348, and 352 can be formed from multiple layers of
15 material. Further, the multiple layers of material can include two or more different types of material. Multiple layers of dielectric material substantially reduce the likelihood that a pin hole in a dielectric layer can cause a capacitor to fail. (Maintaining a vacuum as wafer 310 moves from chamber to chamber also significantly reduces the likelihood of forming a pin hole.)

20 The dielectric layers 322, 334, 346, 348, and 352 can be implemented with any conventional dielectric material, such as oxide, oxynitride, or nitride. Further, other materials, which require sintering, such as barium strontium titanate (BST), titanium oxide (TiOx), and barium titanate (BT) can also be used to implement the dielectric layers. These other materials determine the type of metal or alloy that can be used
25 due to the sintering requirement.

The material used to form the targets 212 in the second and third chambers can be identical or different, and can be a metal or alloy which can be conformally deposited through a shadow mask in a multi-chamber system, and can withstand the remaining fabrication requirements, such as the processing temperatures and etch
30 chemistries. Chrome, which has a low sheet resistance, is an example of a material that can be deposited to form the metal structures in the second and third chambers. Aluminum is also an example of a material that can be used.

FIG. 11 shows a cross-sectional view that illustrates an example of the next step following completion of the *n* additional rounds and the seventh step in the method of forming the capacitor in accordance with the present invention. As shown in FIG. 11, after the last metal structure 342 or 354 has been formed, wafer 310 is removed from the multi-chamber semiconductor processing system, and then planarized in conventional manner, such as with chemical-mechanical polishing.

As further shown in FIG. 11, the planarization forms non-conductive region 358 and removes metal structure 330, dielectric layer 334, metal structure 342, and dielectric layer 346 (and dielectric layer 348, metal structure 350, dielectric layer 352, and metal structure 354 when present) from lying over the top horizontal surface of wafer 310.

As a result, metal structure 330, dielectric layer 334, metal structure 342, and dielectric layer 346 (and dielectric layer 348, metal structure 350, dielectric layer 352, and metal structure 354 when present) lie completely within opening 320. The planarization can terminate after dielectric layer 322 has been removed from the top horizontal surface of wafer 310 as shown in FIG. 11 or, alternately, after metal structure 330 has been removed from the top horizontal surface of dielectric layer 322.

FIG. 12 shows a cross-sectional view that illustrates an example of the next step following the planarization in the method of forming the capacitor in accordance with the present invention. As shown in FIG. 12, after the planarization has been completed, an isolation layer 360 is conventionally deposited on the top surface of wafer 310, followed by the conventional formation of a patterned photoresist layer 362. Isolation layer 360 can be implemented with, for example, oxide.

After patterned photoresist layer 362 has been formed, the exposed regions of isolation layer 360 are etched in a conventional manner to form a first opening 364 that exposes first metal structure 330 (and third metal structure 350 and any additional odd numbered structures that are present), and a second opening 366 that exposes second metal structure 342 (and fourth metal structure 354 and any additional even numbered structures that are present). Once the top surface of wafer 310 has been exposed, patterned photoresist layer 362 is removed in a conventional manner.

FIG. 13 shows a cross-sectional view that illustrates an example of the next step following the removal of patterned photoresist layer 362 in the method of forming the capacitor in accordance with the present invention. As shown in FIG. 13, after patterned photoresist layer 362 has been removed, a metallic material, such as a contact/via material, is deposited on the top surface of isolation layer 360 to fill up the openings 364 and 366, and then planarized in a convention fashion to form a first metallic contact 370 in first opening 364 and a second metallic contact 372 in second opening 366.

First metallic contact 370 touches first metal structure 330 (and third metal structure 350 and any additional odd numbered structures that are present), and second metallic contact 372 touches second metal structure 342 (and fourth metal structure 354 and any additional even numbered structures that are present).

Following this, the method continues with conventional back end processing steps.

Thus, a method has been described for forming a semiconductor capacitor with large area plates and a small footprint using shadow masks. One of the advantages of the present invention is that by using an anisotropic wet etch or an isotropic wet etch to form an opening in the wafer, each material deposited to form the capacitor lines the opening with a uniform thickness (except for the edges of the metal layers), thereby eliminating the thin spots and non-uniform coverage issues associated with conventional approaches.

Another advantage of the present invention is that the present invention forms a capacitor with only two lithography steps: namely, the step required to form opening 316 in masking layer 312, and the step required to form the openings 364 and 366 in isolation layer 360. Further, because the method of the present invention allows a large number of plates, e.g., 20 odd and 20 even plates, to be formed, the capacitor of the present invention can have very large capacitance values, e.g., in the micro-farad range.

FIG. 14 shows a cross-sectional view that illustrates an example of a plasma etching chamber 1400 in accordance with a second embodiment of the present invention. As shown in FIG. 14, plasma etching chamber 1400, which is sealed during operation, includes a wafer support 1410, such as a chuck, and an RF plasma generator 1412 which lies above and spaced apart from wafer support 1410. In

addition, plasma etching chamber 1400 also includes a frame structure 1414 that is connected to wafer support 1410 and RF plasma generator 1412 to support wafer support 1410 and RF plasma generator 1412.

In accordance with the second embodiment of the present invention, the multi-chamber semiconductor processing system can include a blanket plasma etching chamber that is implemented with plasma etching chamber 1400. In the second embodiment of the present invention, following the deposition of each dielectric layer and before the next metal structure is formed, a blanket plasma etch can be performed to remove the surface layer of the dielectric layer to remove any contaminants that may be present on the top surface of the dielectric layer. FIG. 14 illustrates a blanket plasma etch of dielectric layer 334.

FIGS. 15A and 15B show plan views that illustrate examples of definitional shadow masks in accordance with the present invention. FIG. 15A shows a first definitional shadow mask 1510, while FIG. 15B shows a second definitional shadow mask 1520. As shown in FIG. 15A, definitional shadow mask 1510, which can be implemented with aluminum, includes a metal plate region 1512 which is generally the inverse of the opening in shadow mask 214A, and a number of support regions 1514 which connect the metal plate region 1512 to an adjacent structure.

Similarly, as shown in FIG. 15B, definitional shadow mask 1520, which can be implemented with aluminum, includes a metal plate region 1522 which is generally the inverse of the opening in shadow mask 214B, and a number of support regions 1524 which connect the metal plate region 1522 to an adjacent structure.

FIG. 16 shows a cross-sectional view that illustrates an example of a plasma etching chamber 1600 in accordance with a third embodiment of the present invention. As shown in FIG. 16, plasma etching chamber 1600 is similar to plasma etching chamber 1400 and, as a result, utilizes the same reference numerals to designate the structures which are common to both chambers.

As shown in FIG. 16, plasma etching chamber 1600 differs from plasma etching chamber 1400 in that plasma etching chamber 1600 includes a definitional shadow mask 1610 that is connected to frame structure 1414 to lie between wafer support 1410 and RF plasma generator 1412.

In accordance with the third embodiment of the present invention, the multi-chamber semiconductor processing system can include a first definitional plasma etching chamber that is implemented with plasma etching chamber 1600, where definitional shadow mask 1610 is implemented with definitional shadow mask 1510 as illustrated in FIG. 16, and a second definitional plasma etching chamber that is implemented with plasma etching chamber 1600, where definitional shadow mask 1610 is implemented with definitional shadow mask 1520.

In the third embodiment of the present invention, following the deposition of each of the odd numbered metal structure, e.g., first metal structure 330 and third metal structure 350, and before the next dielectric layer is formed, wafer 310 is plasma etched through definitional shadow mask 1610/1510 to remove any layer of metal that undesirably extends away from the metal structures 330 and 350.

For example, a thin layer of metal may undesirably extend up the right side of opening 324, so that a metal layer lies on the top horizontal surface of dielectric layer 322 on both sides of opening 324 due to the non-anisotropic atoms that passed through shadow mask 214A. The definitional plasma etch removes this thin layer of metal to insure that each metal plate lies on only one side of an opening.

Similarly, following the deposition of each of the even numbered metal structure, e.g., second metal structure 342 and fourth metal structure 354, and before the next dielectric layer is formed, wafer 310 is plasma etched through definitional shadow mask 1610/1520 to remove any layer of metal that undesirably extends away from the metal structures 342 and 354.

FIG. 17 shows a cross-sectional view that illustrates an example of the support regions 1514 and 1524 of the definitional shadow masks 1510 and 1520 in accordance with the present invention. As shown in FIG. 17, when a thin layer of metal 1710 undesirably extends away from a metal structure, the support regions 1514 or the support regions 1524 (depending on whether an odd or an even metal layer is being etched) block the plasma etch from removing the thin layer of metal 1710 that lies directly below the support regions 1514 and 1524.

However, as further shown in FIG. 17, the side walls of the support regions 1514 and 1524 are angled so that the plasma etching particles blocked by each

support region 1514 and 1524 are reflected to remove the thin layer of first metal 1710 that lies directly below the adjacent support regions 1514 and 1524.

It should be understood that the above descriptions are examples of the present invention, and that various alternatives of the invention described herein may
5 be employed in practicing the invention. Therefore, it is intended that the following claims define the scope of the invention and that structures and methods within the scope of these claims and their equivalents be covered thereby.

WHAT IS CLAIMED IS:

1. A capacitor comprising:

an opening in a semiconductor wafer;

5 a first non-conductive layer that lies within the opening and touches the semiconductor wafer, the first non-conductive layer having a substantially uniform thickness;

10 a first conductive structure that lies within the opening and touches the first non-conductive layer, the first conductive structure having a substantially uniform thickness;

a second non-conductive layer that lies within the opening and touches the first non-conductive layer and the first conductive structure, the second non-conductive layer having a substantially uniform thickness; and

15 a second conductive structure that lies within the opening and touches the second non-conductive layer, the second conductive structure having a substantially uniform thickness.

2. The capacitor of claim 1 wherein:

20 a first portion of the first conductive structure lies vertically below the second conductive structure, the first portion lying within the opening; and

a second portion of the first conductive structure lies vertically below no portion of the second conductive structure, the second portion lying within the opening.

25 3. The capacitor of claim 1 wherein the first conductive structure, the second non-conductive layer, and the second conductive structure lie completely within the opening.

30 4. The capacitor of claim 1 and further comprising a third non-conductive layer that touches the first conductive structure, the second non-conductive layer, and the second conductive structure.

5. The capacitor of claim 4 and further comprising:
a first metal contact that extends through the third non-conductive layer to make an electrical connection with the first conductive structure; and
a second metal contact that extends through the third non-conductive layer to make an electrical connection with the second conductive structure.

6. The capacitor of claim 5 wherein the first metal contact is spaced apart from the second conductive structure, and the second metal contact is spaced apart from the first conductive structure.

7. The capacitor of claim 5 wherein the first conductive structure touches a bottom surface of the first metal contact, and the second conductive structure touches a bottom surface of the second metal contact.

8. A method of forming a capacitor comprising:
forming a first opening in a semiconductor wafer;
forming a first non-conductive layer in the first opening to touch the semiconductor wafer, the first non-conductive layer having a substantially uniform thickness and forming a second opening;
depositing a plurality of first atoms on the first non-conductive layer to form a first metal structure in the second opening that touches the first non-conductive layer, the first atoms passing through a first shadow mask, the first shadow mask being spaced apart from a top surface of the first non-conductive layer, the first metal structure having a substantially uniform thickness and forming a third opening;
forming a second non-conductive layer in the third opening to touch the first non-conductive layer and the first metal structure, the second non-conductive layer having a substantially uniform thickness and forming a fourth opening; and
depositing a plurality of second atoms on the second non-conductive layer to form a second metal structure in the fourth opening to touch the second non-conductive layer, the second atoms passing through a second shadow mask, the second shadow mask being spaced apart from a top surface of the second non-conductive layer, the second metal structure having a substantially uniform thickness.

9. The method of claim 8 and further comprising planarizing the semiconductor wafer to expose the first non-conductive layer, the second metal structure, the second non-conductive layer, and the first metal structure being exposed after planarizing the semiconductor wafer.

10. The method of claim 9 and further comprising forming a third non-conductive layer to touch the second metal structure, the second non-conductive layer, the first metal structure, and the first non-conductive layer.

11. The method of claim 10 and further comprising:
simultaneously forming a first opening in the third non-conductive layer to expose the first metal structure, and a second opening in the third non-conductive layer to expose the second metal structure; and

forming a first metal contact in the first opening to make an electrical connection with the first metal structure, and a second metal contact in the second opening to make an electrical connection with the second metal structure.

12. The method of claim 11 wherein the first metal contact is spaced apart from the second metal structure, and the second metal contact is spaced apart from the first metal structure.

13. The method of claim 8 and further comprising etching a top surface of the second non-conductive layer before the plurality of second atoms are deposited to form the second metal structure.

14. The method of claim 9 wherein after planarizing the semiconductor wafer, a first portion of the first metal structure lies vertically below the second metal structure, and a second portion of the first metal structure lies vertically below no portion of the second metal structure.

15. The method of claim 10 and further comprising:

passing atoms through a first definitional shadow mask to etch the first metal structure after the first metal structure has been formed and before the second non-conductive layer is formed, the first definitional shadow mask being spaced apart from
5 a top surface of the first metal structure; and

passing atoms through a second definitional shadow mask to etch the second metal structure after the second metal structure has been formed and before the third non-conductive layer is formed, the second definitional shadow mask being spaced apart from a top surface of the second metal structure.

10

16. The method of claim 11 wherein the second non-conductive layer includes a plurality of layers of material.

17. The method of claim 16 wherein two of the plurality of layers of material
15 are different.

18. The method of claim 11 wherein the second non-conductive layer is formed in a first deposition chamber, the first atoms are deposited in a second deposition chamber, and the second atoms are deposited in a third deposition
20 chamber.

19. The method of claim 18 wherein the first chamber has an interior pressure that is less than an atmospheric pressure when the second non-conductive layer is formed, the second chamber has the interior pressure when the first atoms
25 are deposited, and the third chamber has the interior pressure when the second atoms are deposited.

20. The method of claim 19 wherein the wafer is continuously exposed to the interior pressure when the wafer is moved between the first chamber, the second
30 chamber, and the third chamber.




FIG. 1A




FIG. 1B




FIG. 2A




FIG. 2B




FIG. 2C




FIG. 3A




FIG. 3B




FIG. 4A




FIG. 4B




FIG. 4C




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 10




FIG. 11




FIG. 12




FIG. 13




FIG. 14




FIG. 15A




FIG. 15B




FIG. 17




FIG. 16

A. CLASSIFICATION OF SUBJECT MATTER***H01L 27/02(2006.01)i, H01L 27/108(2006.01)i, H01L 21/8242(2006.01)i***

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

H01L 27/02; H01L 29/92; H01G 4/06; H01L 29/78; H01L 27/108; H01L 31/119; H01L 21/02; C25D 5/02

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Korean utility models and applications for utility models

Japanese utility models and applications for utility models

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

eKOMPASS(KIPO internal) & Keywords: capacitor, trench

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 04827323A A (TIGELAAR, H. L. et al.) 02 May 1989 See abstract, claims 1-11, figures 1-4.	1-20
A	US 2002-0109175 A1 (IWAMOTO, T. et al.) 15 August 2002 See abstract, claims 1-15, figures 1-7.	1-20
A	US 2010-0207246 A1 (BOOTH, R. A. JR. et al.) 19 August 2010 See abstract, claims 1-20, figures 1-9.	1-20
A	US 6565730 B2 (CHAKRAVORTY, K. K. et al.) 20 May 2003 See abstract, claims 1-12, figures 1-3.	1-20

☐ Further documents are listed in the continuation of Box C.☒ See patent family annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

28 FEBRUARY 2012 (28.02.2012)

Date of mailing of the international search report

28 FEBRUARY 2012 (28.02.2012)

Name and mailing address of the ISA/KR

Korean Intellectual Property Office
Government Complex-Daejeon, 189 Cheongsu-ro,
Seo-gu, Daejeon 302-701, Republic of Korea

Facsimile No. 82-42-472-7140

Authorized officer

LEE, Seung Joo

Telephone No. 82-42-481-8186



INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2011/049927

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 04827323A A	02.05.1989	US 04685197A A	11.08.1987
US 2002-0109175 A1	15.08.2002	EP 1227515 A2	31.07.2002
		EP 1227515 A3	23.07.2008
		JP 2002-299462 A	11.10.2002
		US 6784519 B2	31.08.2004
US 2010-0207246 A1	19.08.2010	None	
US 6565730 B2	20.05.2003	AU 2001-20684 A1	16.07.2001
		AU 2068401 A	16.07.2001
		CN 1437838 A	20.08.2003
		CN 1437838 C0	08.11.2006
		EP 1243167 A1	25.09.2002
		JP 2003-522405 A	22.07.2003
		KR 10-0490812 B1	24.05.2005
		KR 10-0560570 B1	14.03.2006
		KR20050019000A	28.02.2005
		US 2002-0134685 A1	26.09.2002
		US 2003-0168342 A1	11.09.2003
		US 6963483 B2	08.11.2005
		WO 01-50823A1	12.07.2001