The abstract of the patent application describes a nonvolatile memory cross-bar array. The array includes a number of junctions formed by a number of row lines intersecting a number of column lines; a first set of controls at a first set of the junctions coupling between a first set of the row lines and a first set of the column lines; a second set of controls at a second set of the junctions coupling between a second set of the row lines and a second set of the column lines; and a current collection line to collect currents from the controls of the first set and the second set through their respective column lines and output a result current corresponding to a sum of a first dot product and a second dot product.
NONVOLATILE MEMORY CROSS-BAR ARRAY

BACKGROUND

[0001] Resistive memory elements often referred to as memristors are devices that may be programmed to different resistive states by applying electrical voltage or currents to the memristors. After programming the state of the memristors, the memristors may be read. The state of the memristors remains stable over a specified time period long enough to regard the device as nonvolatile. A number of memristors may be included within a cross-bar array in which a number of column lines intersect with a number of row lines at junctions, and the memristors are coupled to the column lines and row lines at the junctions.

BRIEF DESCRIPTION OF THE DRAWINGS

[0002] The drawings are provided to illustrate various examples of the subject matter described herein in this disclosure (hereinafter “herein” for short, unless explicitly stated otherwise) related to a nonvolatile memory cross-bar array and are not intended to limit the scope of the subject matter. The drawings are not necessarily to scale.

[0003] Fig. 1 is a schematic diagram showing one example of a system to perform operations involved in dot product calculations as described herein.

[0004] Fig. 2 is a schematic diagram showing one example of a nonvolatile memory cross-bar array employed in one example of a multiplex mode dot product engine (“DPE”) nonvolatile memory array as described herein.

[0005] Fig. 3 is a schematic circuit diagram showing one example of the multiplex mode DPE nonvolatile memory array as described herein.

[0006] Fig. 4 is a flowchart showing the processes involved in one method performed by the multiplex mode DPE nonvolatile memory array as described herein.
DETAILED DESCRIPTION

[0007] Following below are more detailed descriptions of various examples related to a cross-bar array, particularly a nonvolatile memory cross-bar array, for determining a sum of multiple dot products. The various examples described herein may be implemented in any of numerous ways.

[0008] Provided in one aspect of the examples is a nonvolatile memory cross-bar array, including: a number of junctions formed by a number of row lines intersecting a number of column lines; a first set of controls at a first set of the junctions coupling between a first set of the row lines and a first set of the column lines, each control of the first set including a first transistor and a first resistive memory element; a second set of controls at a second set of the junctions coupling between a second set of the row lines and a second set of the column lines, each control of the second set including a second transistor and a second resistive memory element, wherein each column line includes a junction of the first set and a junction of the second set in two different row lines; and a current collection line to collect currents from the controls of the first set and the second set through their respective column lines and output a result current corresponding to a sum of a first dot product and a second dot product corresponding respectively to currents collected from the controls of the first set and the second set.

[0009] Provided in another aspect of the examples is a system, including: a processor; and a nonvolatile memory cross-bar array coupled to the processor, the memristor cross-bar array including: a number of junctions formed by a number of row lines intersecting a number of column lines; a first set of controls at a first set of the junctions coupling between a first set of the row lines and a first set of the column lines, each control of the first set including a first transistor and a first resistive memory element; and a second set of controls at a second set of the junctions coupling between a second set of the row lines and a second set of the column lines, each control of the second set including a second transistor and a second resistive memory element, wherein each
column line includes a junction of the first set and a junction of the second set in two different row lines; wherein the first set of controls and the second set of controls are independently to: receive a number of programming signals at the respective controls, the programming signals defining a number of matrix values; and receive a number of vector signals at the respective controls, the vector signals defining a number of vector values to be applied to the respective controls; and wherein a sum of a first dot product and a second dot product is calculated using currents collected from respectively the controls of the first set and the second set, corresponding to the respective matrix values and vector values.

[0010] Provided in another aspect of the examples is a method of calculating, including: applying a first set of voltages to a first set of row lines within a nonvolatile memory cross-bar array to change resistive values of a corresponding first set of controls located at a first set of junctions between the first set of row lines and a first set of column lines, the first set of voltages defining a corresponding number of values within a first matrix, and each control of the first set including a first transistor and a first resistive memory element; applying a second set of voltages to a second set of row lines within the nonvolatile memory cross-bar array to change resistive values of a corresponding second set of controls located at a second set of junctions between the second set of row lines and a second set of column lines, the second voltages defining a corresponding number of values within a second matrix, and each control of the second set including a second transistor and a second resistive memory element, wherein each column line includes a junction of the first set and a junction of the second set in two different row lines; applying a third set and a fourth set of voltages respectively to the row lines of the first set and second set, the voltages of the third set and fourth set defining a corresponding number of vector values applied to the first matrix and the second matrix, respectively; collecting currents through the respective column lines of the controls of the first set and the second set corresponding to the respective matrix values and vector values of the first and second matrices; and
calculating a sum of a first dot product and a second dot product using the
currents collected respectively from the controls of the first set and the second
set, corresponding to the respective matrix values and vector values.

*Resistive Random-Access Memory*

**[0011]** The term “memristance” herein may refer to the phenomenon that
when charge flows in one direction through a circuit, the resistance of that
component of the circuit will increase; and when charge flows in the opposite
direction in the circuit, the resistance will decrease. When the flow of charge is
stopped by turning off the applied voltage, the component will “remember” the
last resistance that it had, and when the flow of charge starts again the
resistance of the circuit will be what it was when it was last active. In one
example, a resistance memory element is a resistor device whose resistance
may be changed.

**[0012]** The term “resistive memory element” herein may refer to a
programmable nonvolatile memory where the switching mechanism involves
ionic motion, including valance change memory, electrochemical metallization
memory, and others. Resistive memory elements may be employed in a variety
of applications, including nonvolatile solid state memory, programmable logic,
signal processing, control systems, pattern recognition, and other applications.
One example of a resistive memory element is a resistive random-access
memory (“ReRAM”). A ReRAM works by changing the electrical resistance
across a dielectric solid-state material that may include a memristor. Examples
of ReRAM include a memristor, a phase-change memory, a conductive-bridging
RAM, and a spin-transfer torque RAM. Merely to facilitate the explanation and
for the sake of convenience, a memristor is employed herein to describe a
ReRAM; however, it is appreciated that the description may be applicable to
other types of ReRAM.

**[0013]** Memristive devices, such as ReRAM, such as memristors, are devices
that may be used as a component in a wide range of electronic circuits, such as
memories, switches, and logic circuits and systems. The conductance channels
in the ReRAMs may be formed in each ReRAM, and each ReRAM may be individually addressed as bits. The ReRAM may be built at the micro- or nano-scale. When used as a basis for memories, the ReRAM may be employed to store a bit of information, 1 or 0. When used as a logic circuit, the ReRAM may be employed to represent bits in a field programmable gate array, as a basis for a wired-logic programmable logic array, or, as described herein, as a dot product engine ("DPE"). The ReRAM may be fabricated through any reasonably suitable fabrication process, such as, for example, chemical vapor deposition, sputtering, etching, lithography, or other methods of forming memristors.

[0014] In a memory structure, a nonvolatile memory cross-bar array of ReRAMs (e.g., memristors), such as a memristive cross-bar array ("MCA") for short herein, may be employed. In one example, a cross-bar array is an array of switches that connect each wire in one set of parallel wires to every member of a second set of parallel wires that intersects the first set – e.g., row lines intersecting column lines. For example, when employed as a basis for memories, a ReRAM may be employed to store bits of information, in the form of 1 or 0, corresponding to whether the memristor is in its high or low resistance state (or vice versa). When employed as a logic circuit, a ReRAM may be employed as configuration bits and switch in a logic circuit similar to a Field Programmable Gate Array, or may be the basis for a wired-logic Programmable Logic Array. It is also possible to employ ReRAMs capable of multistate or analog behavior for these and other applications.

[0015] When employed as a switch, the ReRAM, of which memristor is one example, may either be in a low resistance (closed) state or high resistance (open) state in a cross-point memory. The resistance of a ReRAM may be changed by applying an electrical stimulus, such as a voltage or a current, through the ReRAM. Generally, at least one channel may be formed that is capable of being switched between two states – one in which the channel forms an electrically conductive path ("ON") and one in which the channel forms a less
conductive path ("OFF"). In some other cases, conductive paths represent "OFF" and less conductive paths represent "ON."

**Nonvolatile Memory Cross-bar Array**

[0016] Nonvolatile memory cross-bar arrays (of ReRAM, of which memristor is one example) may be employed in a variety of applications, including nonvolatile solid state memory, programmable logic, signal processing, control systems, pattern recognition, and other applications. The nonvolatile memory cross-bar array may be employed to perform calculations related to dot products. Each dot product may include a number of input matrix values and a number of input vector values. In one example, the nonvolatile memory cross-bar array herein is employed to calculate the sum of multiple dot products. The calculations, including the summation thereof, of the dot products may be performed simultaneously using the nonvolatile memory cross-bar array described herein without using a storage element. The term "dot product" herein may refer to the product of two vectors to form a scalar, whose value is the product of the magnitudes of the vectors and the cosine of the angle between them. The vectors may be represented as matrices that may be multiplied to obtain the dot product. Other conventional names for dot product include "scalar product" and "inner product."

[0017] The nonvolatile memory cross-bar array (or "array" for short) described herein may include a number of suitable components. The term "a number of" or similar language herein may refer to any positive number from 1 to infinity. The array may include a number of row lines and a number of column lines intersecting the row lines to form a number of junctions. The array may include a first set of controls at a first set of the junctions coupling between a first set of the row lines and a first set of the column lines, and a second set of controls at a second set of the junctions coupling between a second set of the row lines and a second set of the column lines. The term "coupling" herein may refer to electrical coupling. It is noted that the terms "first," "second," "third," etc. herein are only meant to connote that the objects they respectively describe are
separate entities, and are not meant to connote any chronological order unless explicitly stated otherwise. The different controls may be arranged in the array in any suitable way, depending on the application. In one example, each column line includes a junction of the first set and a junction of the second set in two different row lines. The different row lines may be adjacent to each other or not adjacent to each other.

[0018] Each control of the first set may include a first transistor and a first resistive memory element. Each control of the second set may include a second transistor and a second resistive memory element. The transistor may be placed in series with the resistive memory element in the control. The transistors of the different controls may be the same or different from each other. The transistor herein may be any suitable semiconductor device capable of being used to amplify and/or switch electronic signals and/or electrical power. For example, the transistor may be a complementary metal-oxide semiconductor ("CMOS") field effect transistor ("FET"), which may operate as a switch. In one example, the transistor is an n-type MOSFET including a gate, channel, n-source/drain doped with a p-well, etc. The transistor may operate in a depletion mode. In one example, the transistor On resistance ("Ron") contributes to the parasitic resistance, but not variable resistance change of the resistive memory element.

[0019] The resistive memory element herein may be any type of ReRAM, such as a memristor. The resistive memory element of the different controls may be the same or different from each other. In one example, the resistive memory elements of the different sets are different from each other (with respect to the different sets). The difference may be with respect to the materials, design, properties, etc. of the elements. In one example, the different resistive memory elements of the different sets have different preset conductance values from one another.

[0020] The array described herein may also include a current collection line to collect currents from the column lines. In one example, the current collection
line collects currents from the controls of the different sets (e.g., first, second, etc.) through their respective column lines and output a result current. The currents collected from the multiple sets of the controls may correspond to multiple dot products. In one example, the collected currents from each set of controls equals a dot product of the matrix values and vector values. In one example, the result current corresponds to a sum of multiple dot products, each corresponding to the currents collected from the respective controls of the multiple sets. In one example, the current collection line is further employed to output the result current corresponding to the sum of the first dot product and the second dot product. While voltages and currents are described herein as being collected at the ends of column lines and further collected using the collection line, any circuit topology or design may be employed to obtain a desired output such as a voltage value, a current value or other circuit parameter.

[0021] The controls of the different sets in the array described herein may perform their respective operations/instructions independently (with respect to the different sets). For example, all controls in the first set may perform a certain set of operations, and they do so independently from the controls in the second set, which perform a different set of instructions. The operations may involve any suitable operations, depending on the application. For example, the operations may include executing calculations of a dot product. Each control, including the resistive memory element thereof, may receive a number of programming signals. The programming signals may define a number of values within a matrix. Each control, including the resistive memory element thereof, may also receive a number of vector signals at the control, particularly the resistive memory element. The vector signals may represent a number of vector values to be applied to the control, particularly the resistive memory element.

[0022] Fig. 1 provides a schematic diagram of a system (100) in one example. The system may be a computing system. The system (100) may be implemented in an electronic device. Examples of electronic devices include
servers, desktop computers, laptop computers, personal digital assistants (PDAs), mobile devices, smartphones, gaming systems, and tablets, among other electronic devices.

[0023] The system (100) may be employed in any data processing scenario including, stand-alone hardware, mobile applications, etc., through a computing network. Further, the system (100) may be employed in a computing network, a public cloud network, a private cloud network, a hybrid cloud network, other forms of networks, or combinations thereof. In one example, the methods provided by the system (100) are provided as a service over a network by, for example, a third party. In this example, the service may include, for example, the following: a Software as a Service ("SaaS") hosting a number of applications; a Platform as a Service ("PaaS") hosting a computing platform including, for example, operating systems, hardware, and storage, among others; an Infrastructure as a Service ("IaaS") hosting equipment such as, for example, servers, storage components, network, and components, among others; application program interface ("API") as a service ("APIaaS"), other forms of network services, or combinations thereof. The present systems may be implemented on one or multiple hardware platforms, in which the modules in the system may be executed on one or across multiple platforms. Such modules may run on various forms of cloud technologies and hybrid cloud technologies or offered as a "SaaS" (Software as a service) that may be implemented on or off the cloud. In another example, the methods provided by the system (100) are executed by a local administrator.

[0024] To achieve its desired operation, the system (100) may include various hardware components. Examples of these hardware components may include a number of processors (101), a number of data storage devices (102), a number of peripheral device adapters (103), and a number of network adapters (104). These hardware components may be interconnected through the use of a number of busses and/or network connections. In one example, any combination of the processor (101), data storage device (102), peripheral device adapters (103), the multiplex Dot Product Engine nonvolatile memory array
(110) and a network adapter (104) may be communicatively coupled using a bus (105).

[0025] The data storage device (102) may store data such as machine-readable instructions (e.g., computer code) that may be executed by the processor (101) or other processing device. For example, the data storage device (102) may specifically store machine-readable instructions for a number of applications that the processor (101) may execute to implement at least the operation described herein.

[0026] The data storage device (102) may include various types of memory modules, including volatile and nonvolatile memories. For example, the data storage device (102) may include Random Access Memory ("RAM") (106), Read Only Memory ("ROM") (107), and Hard Disk Drive ("HDD") memory (108). Other suitable types of memory may also be employed. In one example, different types of memory in the data storage device (102) are used for different data storage needs. For example, the processor (101) may boot from Read Only Memory ("ROM") (107), maintain nonvolatile storage in the Hard Disk Drive ("HDD") memory (108), and execute machine-readable instructions stored in Random Access Memory ("RAM") (106).

[0027] The data storage device (102) may include a machine-readable medium, such as a computer readable storage medium, a non-transitory computer readable medium, etc. For example, the data storage device (102) may be an electronic, magnetic, optical, electromagnetic, infrared, or semiconductor system, apparatus, or device, or any suitable combination of the foregoing. Some examples of the computer readable storage medium include the following: an electrical connection having a number of wires, a portable computer diskette, a hard disk, a random access memory (RAM), a read-only memory ("ROM"), an erasable programmable read-only memory ("EPROM" or Flash memory), a portable compact disc read-only memory ("CD-ROM"), an optical storage device, a magnetic storage device, or any suitable combination thereof. A computer readable storage medium herein may refer to any non-
transitory, tangible medium that may contain, or store, machine-readable
instructions (e.g., computer usable program code) for use by or in connection
with an instruction execution system, apparatus, or device.

[0028] The hardware adapters, including a peripheral device adapter (103)
and a network adaptor (104), in the system (100) may facilitate the processor
(101) to interface with various other hardware elements, external and internal to
the system (100). For example, the peripheral device adapter (103) may
provide an interface to input/output devices, such as, for example, display
device (109), a mouse, or a keyboard. The peripheral device adapter (103) may
also provide access to other external devices, such as an external storage
device, a number of network devices such as, for example, servers, switches,
and routers, client devices, other types of computing devices, and combinations
thereof.

[0029] The display device (109) may be provided to allow a user of the system
(100) to interact with and implement the operation of the system (100). The
peripheral device adapter (103) may also create an interface between the
processor (101) and the display device (109), a printer, or other media output
devices. The network adapter (104) may provide an interface to other
computing devices within, for example, a network, thereby facilitating the
transmission of data between the system (100) and other devices located within
the network.

[0030] The system (100) may, when executed by the processor (101), display
the number of graphical user interfaces (“GUIs”) on the display device (109)
associated with the executable machine-readable instructions (e.g., program
code) representing the number of applications stored on the data storage device
(102). The GUIs may display, for example, interactive screenshots that allow a
user to interact with the system (100) to input matrix and vector values in
association with a multiplex dot product engine (“DPE”) nonvolatile memory
array (110), as described in more detail below. Additionally, via making a
number of interactive gestures on the GUIs of the display device (109), a user
may obtain a value from dot product calculations based on the input data. Examples of display devices (109) include a computer screen, a laptop screen, a mobile device screen, a personal digital assistant ("PDA") screen, and a tablet screen, among other display devices.

[0031] The system (100) may include a multiplex mode dot product engine ("DPE") nonvolatile memory array (110). This array may be electrically coupled to the processor. As will be described in more detail below, the multiplex mode DPE nonvolatile memory array (110) may include a number of elements including a number of ReRAM (e.g., memristors) that operate together within the array to perform a weighted sum of multiple inputs. The multiplex mode DPE nonvolatile memory array (110) may be employed in any suitable application. For example, the multiplex mode DPE nonvolatile memory array (110) may be used as a threshold logic gate ("TLG") to perform a matrix product to compare the output with a threshold. The output may be, for example, a sum of multiple dot products – thus the term “multiplex mode” DPE herein. The multiplex mode DPE nonvolatile memory array (110) may be employed as an accelerator in which the multiplex mode DPE nonvolatile memory array (110) performs a number of functions faster than is possible in software running on a more general-purpose processing device. Although the multiplex mode DPE nonvolatile memory array (110) is depicted as being a device internal to the system (100) in this example, the multiplex mode DPE nonvolatile memory array (110) may be a peripheral device coupled to the system (100) or included within a peripheral device coupled to the system (100).

[0032] The system (100) may include a number of modules employed in the implementation of the systems and methods described herein. The various modules within the system (100) include machine-readable instructions, such as an executable program code, that may be executed separately. The various modules may be stored as separate computer program products. The various modules within the system (100) may also be combined within a number of computer program products; each computer program product including a number of the modules.
The system (100) may include a dot product engine module (111), when executed by the processor (101), to participate in the operation of the multiplex mode DPE nonvolatile memory array (110). The dot product engine module (111), for example, may receive a number of input values defining a matrix to be processed in a dot product mathematical calculation. The dot product engine module (111) may send the input values to the multiplex mode DPE nonvolatile memory array (110) as programming signals to a number of controls, including the resistive memory elements therein, within the multiplex mode DPE nonvolatile memory array (110) to program any of the resistive memory elements, the transistors, or the controls as a whole. The dot product engine module (111) may also receive a vector input to be processed in connection with the matrix programmed into the controls. The dot product engine module (111) may further obtain a value representing the dot product or the sum of multiple dot products, and convey that value as data to the system (100) or another computing device for analysis or further processing.

Fig. 2 is a schematic diagram showing one example of a nonvolatile memory cross-bar array (200), such as one used within the multiplex mode dot product engine ("DPE") nonvolatile memory array (110) of the system (100) of Fig. 1. The nonvolatile memory cross-bar array (200) may include a number of electrically conductive row lines (201) and a number of electrically conductive column lines (202). Even though three row lines (201) and four column lines (202) are depicted in Fig. 2, any number of row lines (201) and column lines (202) may be present in the nonvolatile memory cross-bar array (200) described herein. The row lines (201) and column lines (202) intersect at junctions as indicated by the dashed line (207). It is noted that in Fig. 2, the row lines (201) and the column lines (202) are shown as being perpendicular with respect to each other, but the row lines (201) and the column lines (202) may intersect at any angle. A number of controls (203) may be located at the junctions (207) and electrically couple the row lines (201) to the column lines (202). The control (203) herein may include any suitable number of components, as described below. For example, the control may include a transistor and a resistive
memory element. The resistive memory element may be a ReRAM, such as a memristor.

[0035] The nonvolatile memory cross-bar array (200) of Fig. 2 may further include a number of input values (205) indicated as $V_1$, $V_2$, and $V_3$. The input values (205) may be program signals used to change the resistance values at the resistive memory element of each individual control (203) at each junction in the cross-bar array to create a representation (e.g., a mapping) of a mathematical matrix in which each value at each junction represents a value within the matrix. This change in resistance among the resistive memristive elements of the controls (203) may be an analog change from a low-to-high value or a high-to-low value. In one example, the resistive memory elements are “memory resistors” in that they “remember” the last resistance that they had — e.g., ReRAM.

[0036] The input values (205) may also be read signals used to read the resistance values at each individual resistive memory element of the controls (203) at each junction in the cross-bar array, and as a way to multiply a matrix value by a vector value at each control involved in the calculation. The read signals herein referred to as a vector signals may be applied as second input values (205) to the row lines (201) of the nonvolatile memory cross-bar array (200). The vector signals may represent a vector to be multiplied to the matrix represented by the program signals. In one example, the vector signals have a lower voltage value than the first voltages used to program the controls (203), such that the voltage level applied by the vector signals does not change the resistance values of the controls (203) as programmed by the first voltages. In this example, the vector signals act as read signals in this manner by not changing the resistance values of the resistive memory elements in the controls (203).

[0037] The vector signals interact with the resistive memory elements in the controls (203) at their respective junctions (207), and the resulting current is collected at the end of each column line (202) at (206). The sum of each
column line (202) is represented by \( \sum v_i g_{1i} \), \( \sum v_i g_{2i} \), \( \sum v_i g_{3i} \), and \( \sum v_i g_{4i} \) as indicated in Fig. 2 where \( g_{xi} \) are the electrical conductance ("conductance" herein for short) values of the resistive memory elements. It is noted that conductance is the inverse of resistance.

[0038] The sums obtained from the voltage values represent the values of a column vector, or a subset of the column vector. These sums of each column line (202) may also be summed at a current collection line (311) through a conversion circuit (313) to obtain a single value of \( \sum_{i=1}^{m} lout_i \) depicted in Fig. 3 and will be described in more detail below. Depending on the configuration, the single value of \( \sum_{i=1}^{m} lout_i \) may present a sum of multiple dot products, each as a result obtained from the signals from different sets of controls. In one example, an initial signal is applied to a control, or a set of control, before application of the program signals and the vector signals in order to set the resistance of the control, particularly the resistive memory element thereof, to a known, preset, value.

**Dot Product Engine ("DPE")**

[0039] In general, the array may be represented by a single matrix in a DPE application, and each dot product calculation needs a new input vector. In a math form, this may be represented by

\[
V_{out} = \Sigma (V_{in,x} \cdot M_1),
\]  
(Eq. 1)

where \( V_{in,x} \) is the input voltage set \( x \), \( M_1 \) is the array with preset analog electrical resistance in multi-levels. When summation of multiple results (e.g., dot product calculations) is to be calculated; the following equation is employed:

\[
V_{out} = \Sigma (V_{in,x} \cdot M_1) + \Sigma (V_{in,y} \cdot M_2),
\]  
(Eq. 2)

where \( V_{in,x} \) and \( V_{in,y} \) are different input voltages and \( M_1 \) and \( M_2 \) are two different sets of array corresponding to \( x \) and \( y \). A pre-existing approach is to use one
array multiple times then to store the values from each time into a memory, whereby the summation is performed by adding the values stored in memory. The multiplex dot product engine described herein, as reflected by the configuration of the nonvolatile memory cross-bar array described herein, is suitable to perform the summation of multiple matrices efficiently. For example, the summation performed by the array described herein may be performed in one single array without having to store the results into a memory for subsequent summation calculations. In one example, the multiplex dot product engine performs summation of multiple dot products simultaneously with the calculations of the dot products without storing the intermediate values in a storage unit (e.g., storing memory circuit). This may take the form of a hardware system not having a storing memory circuit, or not using the storing memory circuit in a hardware system even if one is present.

[0040] Fig. 3 is a schematic circuit diagram of one example of a multiplex mode DPE nonvolatile memory array, such as the array (110) shown in Figs. 1 and 2. It is noted that although the multiplex mode DPE nonvolatile memory array (110) of Fig. 3 is depicted as having a circuit layout as depicted, any number of circuit layouts may be used to achieve the functions the systems and methods described herein. The multiplex mode DPE nonvolatile memory array (110) as depicted in Fig. 3 includes the row lines (311, 312), the column lines (313), and the controls (331) such as those corresponding features shown in Fig. 2. As mentioned above, any number of row lines and column lines may be included within the multiplex mode DPE nonvolatile memory array as indicated by the ellipses (31, 32). In one example, the number of row lines and column lines included within the multiplex mode DPE nonvolatile memory array may be equal to or greater than the size of the matrix of the dot product to be calculated using the systems and methods described herein.

[0041] As shown in Fig. 3, the array has two sets of sub-matrices (X & Y), with the set X denoted by the subscript “x” and set Y denoted by the subscript “y.” It is noted that while two sets of sub-matrices are shown in Fig. 3, more than two sets are possible. Each set of the matrices, as reflected in the controls (331,
is associated with inputs based on a one-transistor-one-resistor ("1T1R") circuit architecture. As described above, the resistors of the first and second sets of controls, respectively, may be a resistive memory element, such as ReRAM. Each sub-matrix is controlled by a set of control signal. In this example, by turning on two control signals, the summation operation of the two dot products may be performed. In the case of more than two sets of sub-matrices, a corresponding number of control signals are employed for the summation operation. In one example where a single matrix dot product is to be calculate, only one of the X and Y sets is turned on.

[0042] In the configuration as shown in Fig. 3, the array may include a first set of controls (331) at a first set of the junctions coupling between a first set of the row lines (311) (or those denoted with the subscript “x”) and a first set of the column lines, and a second set of controls (332) at a second set of the junctions coupling between a second set of the row lines (312) (or those denoted with the subscript “y”) and a second set of the column lines. In one example each column line includes a junction of the first set and a junction of the second set in two different row lines, as shown in Fig. 3; in other words, the first set of column lines are the same as the second set of column lines in this example. Each of the first set of controls has a transistor 341 and a resistive memory element 351, and each of the second set of controls has a transistor 342 and a resistive memory element 352. Input voltages in pairs for the two sets (Vin_x_1, Vin_y_1, Vin_x_2, Vin_y_2, ... Vin_x_n, Vin_y_n) may be applied to obtain dot product values for the two sub-matrices X and Y.

[0043] The op amps may be employed as multiplex amplifiers in order to make the DPE nonvolatile memory array (110) a multiplex mode DPE nonvolatile memory array. One example of the op amps is current amplifiers (310). In one example, for output of each sub-matrix of the DPE nonvolatile memory array (110), the following relationship exists:

\[ V_{\text{output}} = -R_f \sum V_{\text{input},i} \times \frac{1}{R_i} \]

\[ V_{\text{output}} = -R_f \sum V_{\text{input},i} \times \frac{1}{R_i} \quad \text{(Eq. 3)} \]
where \( R_f \) is the op amp feedback resistance at the output, and \( R_l \) is the multi-level analog resistance of the resistive memory element predefined before calculation of a dot product. Other types of relationships may also exist and be employed.

[0044] The multiplex mode DPE nonvolatile memory array (110) may further include a number of current amplifiers (310) to convert the current received from the controls of the first set 331 and second set 332 along the respective column lines (313) into respective output voltages (\( V_{out1}, V_{out2} \ldots V_{outn} \)). In one example, the current amplifiers (310) are transimpedance amplifiers ("TIAs"). In one example, a TIA is a current-to-voltage converter, implemented using an operational amplifier as depicted in Fig. 3. The TIA may be employed to amplify the current output of the differential mode DPE nonvolatile memory array (110) to a usable voltage. It is noted that any additional number of circuit layouts may be used to achieve the function of the present systems and methods as described herein.

[0045] The currents from the column lines (313) collectively may be collected using a collection line (311), as shown in Fig. 3. The collected currents (\( \sum_{i=1}^n I_{outi} \)) in this example represent the sum of two dot products corresponding to the respective matrix values and vector values of the first and second sub-matrices of the array. As noted previously, more than two dot products may be involved in the calculations. Also, as depicted in Fig. 3, a conversion circuit (314) may be placed between the current amplifiers (310) and the collection line (311). In one example, when the voltages output from the current amplifiers (310) are collected, all the voltages are forced to be equal under Kirchhoff's voltage law, and the value for the dot product would be lost. Thus, the currents obtained from the controls (331, 332) are summed. In one example, the current amplifiers (310) may be removed to allow the collection of current as opposed to the voltages output by the current amplifiers (310). In another example and as depicted in Fig. 3, the conversion circuit (314) collects the voltages output from the individual current amplifiers (310), converts the voltages into current, and
sums the currents for the different sets of the controls. However, any circuit
design may be employed to obtain a sum of the currents from the controls to
obtain the dot products and the sum thereof.

[0046] As described above, the array described herein may include more than
two sets of controls, thus capable of calculating the sum of more than two dot
products. For example, the array may include a third set of controls at a third
set of the junctions, coupling between a third set of the row lines and a third set
of the column lines. In line with those described above for the first and sets of
controls, each control of the third set may include a third transistor and a third
resistive memory element. Also, each column line may include junctions of the
first set, the second set, and the third set in three different row lines. In this
case, the sum is further calculated to include a third dot product using currents
collected from the controls of third set, corresponding to the respective matrix
values and vector values of the third set.

Methods of Calculations

[0047] The arrays, or systems including such arrays, described herein may be
employed to perform any suitable number of operations to achieve the
calculation operations described herein. The operations may be through
executing machine-readable instructions. For example, the processor may
include suitable hardware architecture to retrieve machine-readable instructions,
which may be any executable code, from the data storage device and execute
the machine-readable instructions. The machine may be any type of processor,
such as a computer. The machine-readable instructions may also cause other
components of the systems to execute the instructions. For example, the
instructions may cause the different sets of the controls independently to receive
a number of programming signals at the respective controls, the programming
signals defining a number of matrix values. The instructions may further cause
the different sets of the controls independently to receive a number of vector
signals at the respective controls, the vector signals defining a number of vector
values to be applied to the respective controls. In one example, a sum of a first
dot product and a second dot product is calculated using currents collected from respectively the controls of the first set and the second set, corresponding to the respective matrix values and vector values.

[0048] Fig. 4 is a flowchart showing the processes involved in one example of the method of calculation described herein. As shown in Fig. 4, the method may include first applying a first set of voltages to a first set of row lines within a nonvolatile memory cross-bar array to change resistive values of a corresponding first set of controls located at a first set of junctions between the first set of row lines and a first set of column lines, the first set of voltages defining a corresponding number of values within a first matrix, and each control of the first set including a first transistor and a first resistive memory element (401). The method may further include applying a second set of voltages to a second set of row lines within the nonvolatile memory cross-bar array to change resistive values of a corresponding second set of controls located at a second set of junctions between the second set of row lines and a second set of column lines, the second voltages defining a corresponding number of values within a second matrix, and each control of the second set including a second transistor and a second resistive memory element, wherein each column line including a junction of the first set and a junction of the second set in two different row lines (402). These voltages may be program voltages that represent a corresponding number of values within the respective matrices. In one example, a mathematical matrix is mapped to the multiplex DPE nonvolatile memory array for each set of the controls (and thus each dot product), and is ready to be processed as a first and a second sets of values in dot product calculation processes.

[0049] The method may further include applying a third set and a fourth set of voltages respectively to the row lines of the first set and second set, the voltages of the third set and fourth set defining a corresponding number of vector values applied to the first matrix and the second matrix, respectively (403). The third and fourth sets of voltages may represent a number of vector values to be applied to the matrix values programmed into the array to obtain a
dot product of the matrix values and the vector values for the first and second dot products, respectively. When the voltages of the third and fourth set are applied to the array of the multiplex DPE nonvolatile memory array, the different sets of the controls (and the resistive memory elements therein) see a voltage input \((\text{Vin}_{x,1}, \text{Vin}_{y,1}, \ldots, \text{Vin}_{x,n}, \text{Vin}_{y,n})\) that causes a current to run through resistive memory element. The current level running through is the value of the voltage input \((\text{Vin}_{x,1}, \text{Vin}_{y,1}, \ldots, \text{Vin}_{x,n}, \text{Vin}_{y,n})\) multiplied by the conductance of the resistive memory element, the conductance of the memristor being defined by the aforementioned voltage that changes the resistive value of the resistive memory element. The vector signals act as read signals. The voltage level applied by the vector signals is smaller than the first and second voltages employed to program the resistive memory elements such that the voltage level applied by the vector signals does not change the resistance values of the resistive memory element as programmed by the first and second voltages. Accordingly, in one example the current obtained from the individual resistive memory element through the application of the third and fourth voltages is equal to the multiplication of the matrix value obtained by the program signals at the respective resistive memory elements with the vector values obtained by the vector signals at the respective resistive memory elements for the respective dot products.

[0050] The method may further include collecting currents through the respective column lines of the controls of the first set and the second set corresponding to the respective matrix values and vector values of the first and second matrices (404). Finally, the method may include calculating a sum of a first dot product and a second dot product using the currents collected respectively from the controls of the first set and the second set, corresponding to the respective matrix values and vector values (405).

[0051] The method may include additional processes. For example, the method may include controlling the controls of the first set and the second set using machine-readable instructions to calculate independently the first dot product and the second dot product (or more in the situation of more than two
dot products are calculated). This calculation may be separate from the simultaneous summation of these two dot products. The method may also include outputting the results of the different calculations. Also, the method may include having the processor receive input from and provide output to a number of the remaining hardware units in the system. In one example, the calculation of the sum of the different dot products does not involve storing the matrix values and vector values in a storing memory circuit. As described above, any of the processes involved in the method described herein the method may involve the machine-readable instructions causing the processor, alone or in combination with the other components of the system, to implement the operations, such as those described herein. For example, the method may further include inputting the collected currents to a secondary computer program.

[0052] At least as a result of the aforesaid features, the array described herein may have a number of advantages, including: (1) the summation of two matrix may be done simultaneous during the dot product, which will greatly improve the operation speed; (2) the operation will eliminate the need of storing memory circuit; and (3) the architecture is flexible for single matrix dot product, two matrix dot product summation or sub-matrix summation.

Additional Notes

[0053] It should be appreciated that all combinations of the foregoing concepts (provided such concepts are not mutually inconsistent) are contemplated as being part of the inventive subject matter disclosed herein. In particular, all combinations of claimed subject matter appearing at the end of this disclosure are contemplated as being part of the inventive subject matter disclosed herein. It should also be appreciated that terminology explicitly employed herein that also may appear in any disclosure incorporated by reference should be accorded a meaning most consistent with the particular concepts disclosed herein.
[0054] While the present teachings have been described in conjunction with various examples, it is not intended that the present teachings be limited to such examples. The above-described examples may be implemented in any of numerous ways. For example, some examples may be implemented using hardware, software or a combination thereof. When any aspect of an example is implemented at least in part in software, the software code may be executed on any suitable processor or collection of processors, whether provided in a single computer or distributed among multiple computers.

[0055] Various examples described herein may be embodied at least in part as a non-transitory machine-readable storage medium (or multiple machine-readable storage media) – e.g., a computer memory, a floppy disc, compact disc, optical disc, magnetic tape, flash memory, circuit configuration in Field Programmable Gate Arrays or another semiconductor device, or another tangible computer storage medium or non-transitory medium) encoded with at least one machine-readable instructions that, when executed on at least one machine (e.g., a computer or another type of processor), cause at least one machine to perform methods that implement the various examples of the technology discussed herein. The computer readable medium or media may be transportable, such that the program or programs stored thereon may be loaded onto at least one computer or other processor to implement the various examples described herein.

[0056] The term “machine-readable instruction” are employed herein in a generic sense to refer to any type of machine code or set of machine-executable instructions that may be employed to cause a machine (e.g., a computer or another type of processor) to implement the various examples described herein. The machine-readable instructions may include, but not limited to, a software or a program. The machine may refer to a computer or another type of processor specifically designed to perform the described function(s). Additionally, when executed to perform the methods described herein, the machine-readable instructions need not reside on a single machine,
but may be distributed in a modular fashion amongst a number of different machines to implement the various examples described herein.

[0057] Machine-executable instructions may be in many forms, such as program modules, executed by at least one machine (e.g., a computer or another type of processor). Generally, program modules include routines, programs, objects, components, data structures, etc. that perform particular tasks or implement particular abstract data types. Typically, the operation of the program modules may be combined or distributed as desired in various examples.

[0058] Also, the technology described herein may be embodied as a method, of which at least one example has been provided. The acts performed as part of the method may be ordered in any suitable way. Accordingly, examples may be constructed in which acts are performed in an order different than illustrated, which may include performing some acts simultaneously, even though shown as sequential acts in illustrative examples.

[0059] All definitions, as defined and used herein, should be understood to control over dictionary definitions, definitions in documents incorporated by reference, and/or ordinary meanings of the defined terms.

[0060] The indefinite articles “a” and “an,” as used herein in this disclosure, including the claims, unless clearly indicated to the contrary, should be understood to mean “at least one.” Any ranges cited herein are inclusive.

[0061] The terms “substantially” and “about” used throughout this disclosure, including the claims, are used to describe and account for small fluctuations, such as due to variations in processing. For example, they may refer to less than or equal to ±5%, such as less than or equal to ±2%, such as less than or equal to ±1%, such as less than or equal to ±0.5%, such as less than or equal to ±0.2%, such as less than or equal to ±0.1%, such as less than or equal to ±0.05%.
[0062] The phrase “and/or,” as used herein in this disclosure, including the
claims, should be understood to mean “either or both” of the elements so
conjoined, i.e., elements that are conjunctively present in some cases and
disjunctively present in other cases. Multiple elements listed with “and/or”
should be construed in the same fashion, i.e., “one or more” of the elements so
conjoined. Other elements may optionally be present other than the elements
specifically identified by the “and/or” clause, whether related or unrelated to
those elements specifically identified. Thus, as a non-limiting example, a
reference to “A and/or B”, when used in conjunction with open-ended language
such as “including” may refer, in one example, to A only (optionally including
elements other than B); in another example, to B only (optionally including
elements other than A); in yet another example, to both A and B (optionally
including other elements); etc.

[0063] As used in this disclosure, including the claims, “or” should be
understood to have the same meaning as “and/or” as defined above. For
example, when separating items in a list, “or” or “and/or” shall be interpreted as
being inclusive, i.e., the inclusion of at least one, but also including more than
one, of a number or list of elements, and, optionally, additional unlisted items.
Only terms clearly indicated to the contrary, such as “only one of” or “exactly
one of,” or, when used in the claims, “consisting of,” will refer to the inclusion of
exactly one element of a number or list of elements. In general, the term “or” as
used herein shall only be interpreted as indicating exclusive alternatives (i.e.
“one or the other but not both”) when preceded by terms of exclusivity, such as
“either,” “one of,” “only one of,” or “exactly one of.” Consisting essentially of,
when used in the claims, shall have its ordinary meaning as used in the field of
patent law.

[0064] In this disclosure, including the claims, all transitional phrases such as
“comprising,” “including,” “carrying,” “having,” “containing,” “involving,” “holding,”
“composed of,” and the like are to be understood to be open-ended, i.e., to
mean including but not limited to. Only the transitional phrases “consisting of”
and “consisting essentially of” shall be closed or semi-closed transitional
phrases, respectively, as set forth in the United States Patent Office Manual of Patent Examining Procedures, § 2111.03.

[0065] The claims should not be read as limited to the described order or elements unless stated to that effect. It should be understood that various changes in form and detail may be made by one of ordinary skill in the art without departing from the spirit and scope of the appended claims. All examples that come within the spirit and scope of the following claims and equivalents thereto are claimed.
WHAT IS CLAIMED:

1. A nonvolatile memory cross-bar array, including:
   - a number of junctions formed by a number of row lines intersecting a number of column lines;
   - a first set of controls at a first set of the junctions coupling between a first set of the row lines and a first set of the column lines, each control of the first set including a first transistor and a first resistive memory element;
   - a second set of controls at a second set of the junctions coupling between a second set of the row lines and a second set of the column lines, each control of the second set including a second transistor and a second resistive memory element, wherein each column line includes a junction of the first set and a junction of the second set in two different row lines; and
   - a current collection line to collect currents from the controls of the first set and the second set through their respective column lines and output a result current corresponding to a sum of a first dot product and a second dot product corresponding respectively to currents collected from the controls of the first set and the second set.

2. The nonvolatile memory cross-bar array of claim 1,
   wherein the first set of controls and the second set of controls are independently to:
   - receive a number of programming signals at the respective controls, the programming signals defining a number of matrix values; and
   - receive a number of vector signals at the respective controls, the vector signals defining a number of vector values to be applied to the respective controls; and
   wherein the nonvolatile memory cross-bar array is to calculate the first dot product and the second dot product of the respective matrix values and vector values using the currents collected respectively from the controls of the first set and the second set.
3. The nonvolatile memory cross-bar array of claim 1, wherein the first resistive memory element and the second resistive memory element have different preset conductance values.

4. The nonvolatile memory cross-bar array of claim 1, wherein one or both of the first resistive memory element and the second resistive memory element is a resistive random-access memory.

5. The nonvolatile memory cross-bar array of claim 1, wherein one or both of the first resistive memory element and the second resistive memory element is a memristor.

6. The nonvolatile memory cross-bar array of claim 1, wherein calculations involving respective sums and products of the first dot product and second dot product are performed simultaneously by the nonvolatile memory cross-bar array.

7. The nonvolatile memory cross-bar array of claim 1, further including a third set of controls at a third set of the junctions, coupling between a third set of the row lines and a third set of the column lines, each control of the third set including a third transistor and a third resistive memory element, and each column line includes junctions of the first set, the second set, and the third set in three different row lines;
   wherein the sum is further calculated to include a third dot product using currents collected from the controls of third set, corresponding to the respective matrix values and vector values of the third set.

8. A system, including:
   a processor; and
   a nonvolatile memory cross-bar array coupled to the processor, the memristor cross-bar array including:
a number of junctions formed by a number of row lines intersecting a number of column lines;

a first set of controls at a first set of the junctions coupling between a first set of the row lines and a first set of the column lines, each control of the first set including a first transistor and a first resistive memory element; and

a second set of controls at a second set of the junctions coupling between a second set of the row lines and a second set of the column lines, each control of the second set including a second transistor and a second resistive memory element, wherein each column line includes a junction of the first set and a junction of the second set in two different row lines;

wherein the first set of controls and the second set of controls are independently to:

receive a number of programming signals at the respective controls, the programming signals defining a number of matrix values; and

receive a number of vector signals at the respective controls, the vector signals defining a number of vector values to be applied to the respective controls; and

wherein a sum of a first dot product and a second dot product is calculated using currents collected from respectively the controls of the first set and the second set, corresponding to the respective matrix values and vector values.

9. The system of claim 8, further including a current collection line to collect currents from the controls of the first set and the second set through their respective column lines and output a result current corresponding to the sum of the first dot product and the second dot product.

10. The system of claim 8, wherein the calculation of the sum does not involve storing the matrix values and vector values in a storing memory circuit in the system.
11. The system of claim 8, wherein one or both of the first resistive memory element and the second resistive memory element is a resistive random-access memory.

12. The system of claim 8, wherein the first resistive memory element and the second resistive memory element have different preset conductance values.

13. A method of calculating, including:

applying a first set of voltages to a first set of row lines within a nonvolatile memory cross-bar array to change resistive values of a corresponding first set of controls located at a first set of junctions between the first set of row lines and a first set of column lines, the first set of voltages defining a corresponding number of values within a first matrix, and each control of the first set including a first transistor and a first resistive memory element;

applying a second set of voltages to a second set of row lines within the nonvolatile memory cross-bar array to change resistive values of a corresponding second set of controls located at a second set of junctions between the second set of row lines and a second set of column lines, the second voltages defining a corresponding number of values within a second matrix, and each control of the second set including a second transistor and a second resistive memory element, wherein each column line includes a junction of the first set and a junction of the second set in two different row lines;

applying a third set and a fourth set of voltages respectively to the row lines of the first set and second set, the voltages of the third set and fourth set defining a corresponding number of vector values applied to the first matrix and the second matrix, respectively;
collecting currents through the respective column lines of the controls of the first set and the second set corresponding to the respective matrix values and vector values of the first and second matrices; and

calculating a sum of a first dot product and a second dot product using the currents collected respectively from the controls of the first set and the second set, corresponding to the respective matrix values and vector values.

14. The method of claim 13, further including controlling the controls of the first set and the second set using machine-readable instructions to calculate independently the first dot product and the second dot product.

15. The method of claim 13, wherein calculating the sum of the first dot product and the second dot product does not involve storing the matrix values and vector values in a storing memory circuit.
Applying a first set of voltages to a first set of row lines within a memristive cross-bar array to change resistive values of a corresponding first set of controls located at a first set of junctions between the first set of row lines and a first set of column lines, the first set of voltages defining a corresponding number of values within a first matrix, and each control of the first set including a first transistor and a first resistive memory element

Applying a second set of voltages to a second set of row lines within the memristive cross-bar array to change resistive values of a corresponding second set of controls located at a second set of junctions between the second set of row lines and a second set of column lines, the second voltages defining a corresponding number of values within a second matrix, and each control of the second set including a second transistor and a second resistive memory element, wherein each column line includes a junction of the first set and a junction of the second set in two different row lines

Applying a third set and a fourth set of voltages respectively to the row lines of the first set and second set, the voltages of the third set and fourth set defining a corresponding number of vector values applied to the first matrix and the second matrix, respectively

Collecting currents through the respective column lines of the controls of the first set and the second set corresponding to the respective matrix values and vector values of the first and second matrices

Calculating a sum of a first dot product and a second dot product using the currents collected respectively from the controls of the first set and the second set, corresponding to the respective matrix values and vector values

Fig. 4
A. CLASSIFICATION OF SUBJECT MATTER
G11C 13/00(2006.01)

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED
Minimum documentation searched (classification system followed by classification symbols)
G11C 13/00; G11C 11/21; H01L 21/02; H01L 47/00; G11C 11/24

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched
- Korean utility models and applications for utility models
- Japanese utility models and applications for utility models

Electronic database consulted during the international search (name of database and, where practicable, search terms used)
eKOMPASS (KIPO internal) & Keywords: cross-bar, array, junction, row, column, line, control, transistor, resistive, element, current, sum, dot, product, non-volatile, memory

C. DOCUMENTS CONSIDERED TO BE RELEVANT

<table>
<thead>
<tr>
<th>Category</th>
<th>Citation of document, with indication, where appropriate, of the relevant passages</th>
<th>Relevant to claim No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Y</td>
<td>US 2013-0028004 A1 (GREGORY STUART SNIDER) 31 January 2013 See paragraphs [0007]-[0008], [0012], [0015], [0017], [0021]; claim 2; and figures 1-2.</td>
<td>1-15</td>
</tr>
<tr>
<td>Y</td>
<td>US 2014-0061568 A1 (DURAI VISHAK HIRAM RAMASWAMY et al.) 06 March 2014 See paragraphs [0021], [0031], [0033], [0035], [0067]; and figures 1-3, 13.</td>
<td>1-15</td>
</tr>
<tr>
<td>A</td>
<td>US 2012-0014170 A1 (DMITRI BORISOVICH STRUKOV et al.) 19 January 2012 See paragraphs [0018]-[0022]; and figure 1A.</td>
<td>1-15</td>
</tr>
<tr>
<td>A</td>
<td>US 2013-0223132 A1 (FREDERICK PERNER) 29 August 2013 See paragraphs [0028]-[0030]; and figure 4.</td>
<td>1-15</td>
</tr>
</tbody>
</table>

☐ Further documents are listed in the continuation of Box C. 
☒ See patent family annex.

* Special categories of cited documents:
  "A" document defining the general state of the art which is not considered to be of particular relevance
  "E" earlier application or patent but published on or after the international filing date
  "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
  "O" document referring to an oral disclosure, use, exhibition or other means
  "P" document published prior to the international filing date but later than the priority date claimed

T later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
X of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
Y document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
& document member of the same patent family

Date of the actual completion of the international search: 20 August 2015 (20.08.2015)
Date of mailing of the international search report: 21 August 2015 (21.08.2015)

Name and mailing address of the ISA/FR
International Application Division
Korean Intellectual Property Office
199 Cheongna-ro, Seo-gu, Daejeon Metropolitan City, 302-701, Republic of Korea
Facsimile No. +82-42-472-7140

Authorized officer
BYUN, Sung Cheal
Telephone No. +82-42-481-8262

Form PCT/ISA/210 (second sheet) (January 2015)
<table>
<thead>
<tr>
<th>Patent document cited in search report</th>
<th>Publication date</th>
<th>Patent family member(s)</th>
<th>Publication date</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>TW 201417259 A</td>
<td>01/05/2014</td>
</tr>
<tr>
<td></td>
<td></td>
<td>WO 2014-036264 A1</td>
<td>06/03/2014</td>
</tr>
<tr>
<td>US 2012-0014170 A1</td>
<td>19/01/2012</td>
<td>TW 201101324 A</td>
<td>01/01/2011</td>
</tr>
<tr>
<td></td>
<td></td>
<td>US 8605488 B2</td>
<td>10/12/2013</td>
</tr>
<tr>
<td></td>
<td></td>
<td>WO 2010-144092 A1</td>
<td>16/12/2010</td>
</tr>
<tr>
<td></td>
<td></td>
<td>EP 2641246 A4</td>
<td>24/12/2014</td>
</tr>
<tr>
<td></td>
<td></td>
<td>US 8942026 B2</td>
<td>27/01/2015</td>
</tr>
<tr>
<td></td>
<td></td>
<td>WO 2012-057667 A1</td>
<td>24/05/2012</td>
</tr>
<tr>
<td></td>
<td></td>
<td>US 8570785 B2</td>
<td>29/10/2013</td>
</tr>
<tr>
<td></td>
<td></td>
<td>US 8780613 B1</td>
<td>15/07/2014</td>
</tr>
</tbody>
</table>