

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization  
International Bureau



(43) International Publication Date  
20 January 2011 (20.01.2011)

(10) International Publication Number  
WO 2011/008616 A1

(51) International Patent Classification:  
*GIIC 11/16* (2006.01)    *H01L 43/08* (2006.01)

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PE, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(21) International Application Number:  
PCT/US2010/041303

(22) International Filing Date:  
8 July 2010 (08.07.2010)

(25) Filing Language:  
English

(26) Publication Language:  
English

(30) Priority Data:  
12/501,902            13 July 2009 (13.07.2009)    US

(71) Applicant (for all designated States except US): **SEAGATE TECHNOLOGY LLC** [US/US]; 7801 Computer Avenue S, Bloomington, Minnesota 55435 (US).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **YUANKAI, Zheng** [SG/US]; 43162 Starr Street, Fremont, California 94539 (US). **XIAOHUA, Lou** [CN/US]; 10650 Brunswick Road #312, Bloomington, Minnesota 55438 (US). **HAI-WEN, Xi** [CN/US]; 1111 Chicory Court, San Jose, California 95120 (US). **Tang, Michael** [US/US]; 7850 West 95th Street, Bloomington, Minnesota 55438 (US).

(74) Agent: **JENNIFER, Buenzow**; Seagate Technology LLC, 7801 Computer Avenue S, Bloomington, Minnesota 55435 (US).

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

— with international search report (Art. 21(3))

(54) Title: STATIC MAGNETIC FIELD ASSISTED RESISTIVE SENSE ELEMENT




FIG. 4

(57) Abstract: Apparatus and associated method for writing data to a non-volatile memory cell (140, 154), such as spin-torque transfer random access memory (STRAM). In accordance with some embodiments, a resistive sense element (RSE) (140) has a heat assist region (150), magnetic tunneling junction (MTJ) (142), and pinned region (152). When a first logical state is written to the MTJ with a spin polarized current, the pinned and heat assist regions each have a substantially zero net magnetic moment. When a second logical state is written to the MTJ with a static magnetic field, the pinned region has a substantially zero net magnetic moment and the heat assist region has a non-zero net magnetic moment.

WO 2011/008616 A1

## STATIC MAGNETIC FIELD ASSISTED RESISTIVE SENSE ELEMENT

### Background

Data storage devices generally operate to store and retrieve data in a fast and efficient manner. Some storage devices utilize a semiconductor array of solid-state memory cells to store individual bits of data. Such memory cells can be volatile or non-volatile. Volatile memory cells generally retain data stored in memory only so long as operational power continues to be supplied to the device. Non-volatile memory cells generally retain data stored in memory even in the absence of the application of operational power.

Resistive sense memory (RSM) cells can be configured to have different electrical resistances to store different logical states. The resistance of the cells can be subsequently detected during a read operation by applying a read current and sensing a signal in relation to a voltage drop across the cell. Exemplary types of RSM cells include resistive random access memory (RRAM), magnetic random access memory (MRAM), and spin-torque transfer random access memory (STTRAM or STRAM).

In these and other types of devices, it is often desirable to increase performance while decreasing power consumption, lowering switching currents and decreasing design complexity.

### Summary

Various embodiments of the present invention are generally directed to an apparatus and associated method for writing data to a non-volatile memory cell, such as spin-torque transfer random access memory (STRAM).

In accordance with some embodiments, a resistive sense element (RSE) has a heat assist region, magnetic tunneling junction (MTJ), and pinned region. When a first logical state is written to the MTJ with a spin polarized current, the pinned and heat assist regions each have a substantially zero net magnetic moment. When a second logical state is written to the MTJ with a static magnetic field, the pinned region has a substantially zero net magnetic moment and the heat assist region has a non-zero net magnetic moment.

In accordance with other embodiments, a resistive sense element (RSE) having a heat assist region, magnetic tunneling junction (MTJ), and pinned region is provided. A first logical state is then written to the MTJ with a spin polarized current while the pinned and heat assist regions each have a zero net magnetic moment. A second logical state is then written to the MTJ with a static magnetic field while the pinned region has a zero net magnetic moment and the heat assist region is activated to produce a non-zero net magnetic moment.

These and various other features and advantages which characterize the various embodiments of the present invention can be understood in view of the following detailed discussion in view of the accompanying drawings.

#### **Brief Description of the Drawings**

FIG. 1 generally illustrates a functional block representation of a data storage device.

FIG. 2 generally illustrates a functional block representation of a unit cell.

FIG. 3 generally illustrates a structure of the memory cell of FIG. 2 constructed and operated in accordance with various embodiments of the present invention.

FIG. 4 displays an exemplary resistive sense element constructed and operated in accordance with various embodiments of the present invention.

FIG. 5 shows an exemplary resistive sense element constructed and operated in accordance with various embodiments of the present invention.

FIG. 6 illustrates an alternative exemplary resistive sense element constructed and operated in accordance with various embodiments of the present invention.

FIG. 7 displays an alternative exemplary resistive sense element constructed and operated in accordance with various embodiments of the present invention.

FIG. 8 generally illustrates an exemplary operation of a resistive sense element in accordance with various embodiments of the present invention.

FIG. 9 provides an exemplary operation of a resistive sense element in accordance with various embodiments of the present invention.

FIG. 10 displays an exemplary array of resistive sense elements constructed and operated in accordance with various embodiments of the present invention.

FIG. 11 is a flow chart for uni-polar write operation generally illustrative of steps carried out in accordance with various embodiments of the present invention.

### Detailed Description

FIG. 1 provides a functional block representation of a data storage device 100 constructed and operated in accordance with various embodiments of the present invention. The device 100 includes a top level controller (CPU) 102, an interface (I/F) circuit 104 and a non-volatile data storage array 106. The I/F circuit 104 operates under the direction of the controller 102 to transfer data between the array 106 and a host device.

FIG. 2 displays functional block representations of a unit cell 110 construction that can be used in the array 106 of FIG. 1. The unit cell 110 has a resistive sense element (RSE) 112 connected in series with a switching device 114. The switching device 114 functions to increase the resistance of the unit cell 110 when in an open position, as shown, so as to effectively prevent current from passing through the cell. A closed position allows read and write currents through the unit cell 110.

FIG. 3 shows an exemplary RSE construction at 120. The RSE 120 is configured as a spin torque-transfer random access memory (STRAM) cell that includes a magnetic tunneling junction (MTJ) 122 formed from two ferromagnetic layers 124, 126 separated by a barrier layer 128 (such as magnesium oxide, MgO). The resistance of the MTJ 122 is determined in relation to the relative magnetization directions of the ferromagnetic layers 124, 126: when the magnetization is in the same direction (parallel), the MTJ is in the low resistance state ( $R_L$ ); when the magnetization is in opposite directions (anti-parallel), the MTJ is in the high resistance state ( $R_H$ ).

The magnetization direction of the reference layer 126 is fixed by coupling the reference layer to a pinned magnetization layer (e.g., a permanent magnet, etc.). The magnetization direction of the free layer 124 can be changed by passing a driving current polarized by magnetization in the reference layer 126.

To read the logic state stored by the MTJ 122, a relatively small current is passed through the MTJ between a source line (SL) and a bit line (BL). Because of the difference between the low and high resistances of the MTJ in the respective logical 0 and 1 states, the

voltage at the bit line will be different, which can be sensed using a suitable sense amplifier. A switching device 130 allows selective access to the MTJ 122 during read and write operations. The switching device 130 can be characterized as a metal oxide semiconductor field effect transistor (MOSFET). A word line (WL) is connected to a gate terminal of the transistor 130, as shown.

While operable, unit cells such as represented in FIGS. 2-3 can have disadvantages, such as asymmetric write current characteristics. For example, a greater write driver effort may be required to set the RSE 120 in FIG. 3 to the anti-parallel high resistance state (hard programming direction) than to set the RSE to the parallel low resistance state (easy programming direction). The relative ordering of the RSE and the switching device within the unit cell with respect to the direction of write current flow can also contribute to such asymmetric write characteristics.

Accordingly, various embodiments of the present invention are generally directed to a novel memory cell structure with improved write characteristics. As explained below, the memory cell structure includes a resistive sense element (RSE) having a heat assist region, a magnetic tunneling junction (MTJ), and a pinned region. The pinned and heat assist regions each have a substantially zero net magnetic moment while a first logical state is written to the MTJ with a spin polarized current.

Further, the pinned region has a substantially zero net magnetic moment and the heat assist region has a non-zero net magnetic moment when a second logical state is written to the MTJ with a static magnetic field. Both logical states are written with unipolar write currents that pass in the same direction through the memory cell.

FIG. 4 provides an exemplary construction for an RSE 140 capable of being used in the unit cell 110 of FIG. 2 in accordance with various embodiments. The RSE 140 is characterized by a magnetic tunneling junction 142 that comprises a free layer 144 as well as a first and second barrier layer 146 and 148. In some embodiments, the free layer 144 is a ferromagnetic material capable of maintaining a magnetic polarity, and the first and second barrier layers 146, 148 are oxide barrier layers. The first and second oxide layers 146 and 148 can be constructed of various materials and are not limited to oxides. That is, a

barrier material other than an oxide can be utilized in the magnetic tunneling junction 142 to shield the free layer 144 from unwanted magnetic pulses.

Further, the magnetic tunneling junction 142 of the RSE 140 is disposed between a heat assist layer 150 and a pinned layer 152. The heat assist layer 150 has the capability of storing a magnetic polarity with a moment in either of two opposing directions. Meanwhile, the pinned layer 152 has a magnetic polarity with a moment in a single direction. In some embodiments, the magnetic moment of the pinned layer 152 opposes the magnetic moment of the heat assist layer 150 in order to provide a net zero magnetic moment on the magnetic tunneling junction 142.

In addition, a switching device 154 is also connected to the RSE 140 to allow selection of the RSE 140, as desired. It can be appreciated that the position of the switching device in relation to the RSE 140 is not limiting and can vary without deterring from the spirit of the present invention.

It should be noted that the heat assist layer 150 has a zero net magnetic moment, in some embodiments, at a first temperature while having a non-zero net magnetic moment at an elevated second temperature. As shown in FIG. 4, the heat assist layer 150 can be a single ferromagnetic material such as, but not limited to, rare earth-transition metals and their alloys such as TbCoFe. However, multiple heat assist layers 150 can be used in combination to form a heat assist region, illustrated in FIG. 5.

FIG. 5 shows an exemplary construction for an RSE 160 in accordance with the various embodiments of the present invention. A magnetic tunneling junction 162 with a free layer 164 as well as a first and second oxide layer 166 and 168 is shown disposed between a pinned region 170 and a heat assist region 172. The pinned region 170 comprises a first and second pinned layer 174 and 176 connected by an oxide layer 178. The pinned layers 176 and 178 are configured to have opposing magnetic moments in order to provide a zero net magnetic moment to the magnetic tunneling junction 162.

However, the use of an oxide material to separate the pinned layers 176 and 178 is not required as any desired spacing material can be used without deterring from the spirit of the present invention. Likewise, the specific magnetic orientation of the first and second pinned layers 176 and 178 is not limited and can be any variety of configurations that

produce a zero net magnetic moment. One skilled in the art can appreciate that the position of a switching device 184 is adjacent to the heat assist region 172, but can be located adjacent the pinned region 170 without detrimental effect to the spirit of the present invention.

As discussed above, the heat assist region 172 comprises multiple heat assist layers 180 and 182 configured to provide a zero net magnetic moment to the magnetic tunneling junction 162 at a first temperature. Much like the pinned region 170, the heat assist layers 180 and 182 have magnetic orientations that produce opposing magnetic moments. A barrier, oxide, or similar layer 184 is disposed between the heat assist layers 180 and 182 to separate the magnetic moments.

As such, the RSE 160 has a zero net magnetic moment due to the balancing magnetic moments of both the pinned layers 176 and 174 as well as the heat assist layers 180 and 182. Once the free layer 164 holds a magnetic polarity, a resistance state of the RSE 160 will be present and allow a logical state to be read. It should be noted that the multiple heat assist layers can be constructed with synthetic ferri-magnetic material to which one layer has a Curie temperature that is higher than the other heat assist layer. Hence, at a predetermined temperature, the magnetic moments of the heat assist layers 180 and 182 as well as the heat assist region 172 can be manipulated with temperature, as desired.

In FIGS. 6 and 7, the RSE 160 of FIG. 5 is generally illustrated in alternative constructions that conform to various embodiments of the present invention. As shown in FIG. 6, the magnetic moment of each of the heat assist layers 180 and 182 as well as the heat assist region 172 is perpendicular with the magnetic moment of the magnetic tunneling junction 162 and pinned region 170. This configuration still provides a zero net magnetic moment to the magnetic tunneling junction at a first temperature while greatly reducing the amount of current required to write a logical state to the free layer 164 at a second temperature.

In contrast, the magnetic tunneling junction 162 and pinned region 170 can be configured to have perpendicular anisotropy in relation to the heat assist region 172, as illustrated in FIG. 7. Despite a perpendicular anisotropy, the net magnetic moment

experienced by the magnetic tunneling junction 162 remains zero until a second temperature activates the heat assist region 172 to produce a non-zero net magnetic moment.

It should be noted that the magnetic orientations of each of the regions of the RSE 160 depicted in FIGS. 6 and 7 are not limiting. For example, the magnetic tunneling junction 162 can be configured to have perpendicular anisotropy while the pinned region 170 has a magnetic moment perpendicular to the heat assist region 172 that has in-plane magnetization.

One issue that has been found with STRAM cells (as well as with other types of RSE cells) relates to the minimal achievable sizing of the cell transistor. Generally, it is desirable to ensure that the cell transistor is configured to be large enough to be able to accommodate the requisite write current densities and gate control voltages necessary to carry out write operations without incurring damage to the cell transistor. At the same time, since the transistor can often be the limiting factor in cell scalability, reducing the size of the transistor can promote increases in the overall density of the memory array.

A related matter is write current asymmetry. STRAM cells are often configured such that write currents are passed in different directions through the cell in order to write the different logical states. This can also be true for other types of RSE cells. For example, application of a write current in a first direction may set the resistance of the cell low, thereby signifying a first logical state (e.g., logical 0). Application of a write current in the opposite second direction may set the resistance of the cell high, thereby signifying the opposite logical state (e.g., logical 1).

Depending on the configuration of the cell, it may be harder to write the cell in one direction as compared to the other. A number of factors can contribute to such asymmetry. One factor relates to the relative ordering of the magnetic tunneling junction and switching device elements with respect to the direction of the applied write current; that is, whether the write current passes through the magnetic tunneling junction first, or passes through the switching device first. Other factors can relate to the configuration and ordering of layers within the magnetic tunneling junction (or other variable resistive element).

For the exemplary RSE 160 of FIG. 5, it is contemplated that it will be relatively easy to write the state of the magnetic tunneling junction 162 when the current is passed in a direction such that the write current encounters the magnetic tunneling junction 162 prior to the switching device 184 (this direction is referred to as the “easy” direction).

Contrawise, it is contemplated that it will be more difficult to write in the opposite direction when the write current passes through the transistor (drain-source juncture) prior to encountering the magnetic tunneling junction (this direction is referred to as the “hard” direction).

Accordingly, as explained below, various embodiments of the present invention utilize a novel structure and technique to facilitate the writing of various logical states to an RSE with a uni-directional and uni-polar current and a static magnetic field. The use of a single current, polarity, and direction for a RSE allows for complete avoidance of both RSE and unit cell write current asymmetry. Meanwhile, the use of a static magnetic field to write a logical state to the RSE provides advantageous power consumption in combination with improved reliability of data storage due to increased unit cell degradation.

Reference is now made to FIGS. 8 and 9, which provide an exemplary operation of the RSE 160 of FIG. 5. In FIG. 8, the RSE 160 is depicted as a variable resistor in series with the switching element (transistor) 184. The bit line is positioned adjacent the pinned region 170 while the switching device 184 and source line are adjacent the heat assist region 172. It should be noted that the heat assist region 172 is shown at a first temperature to which a zero net magnetic moment is produced.

As a write current 190 flows from the bit lined to the pinned region 170, the RSE 160 has a zero net magnetic moment due the balanced magnetic moments of both the pinned and heat assist regions 170 and 172. In some embodiments, the write current 190 is spin polarized as it passes through the RSE 160 to set the magnetic orientation of the free layer 164 of the magnetic tunneling junction 162 to a first polarity. The set plurality has an associated resistance for the RSE 160 that corresponds to a predetermined logical state. After the write current 190 has passed through the RSE 160, switching device 184, and source line the RSE 160 experiences a general magnetic moment from the free layer 164

because the magnetic moments of the heat assist region 172 and pinned region 170 remain balanced with respect to magnetic moment.

In order to write a second logical state to the RSE 160, FIG. 9 depicts a static magnetic field 192 generation and function. When it is desired to write a second logical state to the RSE 160, the heat assist region 172 is heated to a second temperature in which one of the heat assist layers 180 or 182 has a modified magnetic moment. The lack of balancing magnetic moments in the heat assist region 172 produces a non-zero net magnetic moment and a static magnetic field strong enough to switch the polarity of the free layer 164 of the magnetic tunneling junction 162 to the second logical state.

It should be noted that the pinned region 170 remains balanced with a zero net magnetic moment during the generation and utilization of the static magnetic field 192. The zero net magnetic moment of the pinned region 170 allows the static field to change the magnetic polarity of the free layer 164 with less intensity than would be required if a magnetic moment of the pinned region 170 would need to be compensated.

Consequently, the net zero magnetic moment of the various regions of the RSE 160 allows improved reliability, performance, and power consumption. The use of a single uni-polar and uni-directional write current greatly reduces the complexity often required to compensate for write current asymmetry. Meanwhile, the use of a static magnetic field provides precision and low power consumption that cannot be realized with bi-directional write currents.

It should further be noted that the manner in which the heat assist region 172 reaches a second temperature is not limited. That is, various components or procedures can be utilized to elevate the temperature of the heat assist region 172 and generate a static magnetic field. Furthermore, the elevation of temperature of the heat assist region 172 does not require the passing of a current through the entire RSE 160. For example, the heat assist region 172 can be heated independent of the magnetic tunneling junction 162 and pinned region 170. Thus, control and manipulation of the heat assist region 172 can be facilitated in various manners that generate a non-zero net magnetic moment and an associated static magnetic field.

It can be appreciated that using a bi-directional write current to write a logical state to a resistive sense element has numerous disadvantages such as high power consumption, reduced reliability, and complex write current asymmetry compensation circuitry. Indeed, the use of bi-directional write current provides more disadvantages than advantages considering the imprecision and inconsistency of passing write current through a resistive sense element in opposing directions.

Accordingly, various embodiments of the present invention generally operate to provide a precise and reliable resistive sense element that has specific regions that have a substantially zero net magnetic moment during a uni-polar and uni-directional write current, but have a non-zero net magnetic moment when a static magnetic field is used to write a logical state to the resistive sense element. The use of a static magnetic field instead of a write current passing through the resistive sense element in the opposing direction provides greater performance while reducing power consumption.

An exemplary embodiment is set forth by FIG. 10 to explain the foregoing features and advantages. FIG. 10 illustrates an array 200 of resistive sense elements as set forth by FIGS. 5-9 arranged into a semiconductor array. More specifically, FIG. 10 illustrates three STRAM cells denoted 202A-202C, each having an associated switching device (transistor) 204A-C. The switching devices are each connected and controlled by word lines 206 that are capable of selecting a particular one, or many, resistive sense elements, as desired.

It will be appreciated that the array can be extended to have any numbers of columns and rows of such cells, so the simplified 2x2 array in FIG. 7 is merely for purposes of illustration and is not limiting. The various directions of the word, bit and source lines across the array are also merely exemplary and can be oriented as desired. Each of the resistive sense elements 202A-C also is connected to a heat assist line 208 that is coupled to a multiplexer 210. The heat assist lines 208 allow the heat assist region of the resistive sense element to be heated from a first temperature to a second temperature without having to pass a current through the entire resistive sense element.

However, the configuration of the heat assist lines 208 is not limiting as one heat assist line 208 could be connected to any number of resistive sense elements. Likewise, the number and orientation of the multiplexer 210 is not limited to the configuration shown in

FIG. 10. For example, a multiplexer 210 could be implemented for each row or column of resistive sense elements.

During operation, the array 200 can provide voltages to each, or all, of the resistive sense elements 202A-C from a driver 212. The driver 212 produces voltages that travel, in some embodiments, through the bit line 214 to a predetermined number of resistive sense elements 202A-C that have been selected by having the word line 206 operate a gate on each desired switching device 204A-C. After passing through the resistive sense element, voltage can pass through a source line 216 to a ground 218.

It should be noted that due to the static magnetic field writing capability of the resistive sense elements 202A-C, a second voltage driver capable of passing current through the resistive sense elements in the opposing direction (from source line to bit line) is not needed. However, the configuration of the driver 212 being positioned on the bit line 214 is not limiting as the position of the driver 212 and ground 218 can be inverted without deterring from the spirit of the present invention.

FIG. 11 provides a flow chart for an uni-directional write operation 230, generally illustrative of steps carried out in accordance with various embodiments of the present invention. At step 232, a resistive sense element (RSE) is provided that has at least a heat assist region, pinned region, and magnetic tunneling junction. A first logical state is written to the RSE at step 234 with a spin polarized current. In some embodiments, the heat assist region is at a first temperature to which a substantially zero net magnetic moment is produced. Likewise, the pinned region is characterized during step 234 as having a zero net magnetic moment.

Subsequently, the heat assist region of the RSE is activated at step 236 to provide a non-zero net magnetic moment and generate a static magnetic field. In step 238, the static magnetic field migrates to the magnetic tunneling junction of the RSE to write a second logical state to the RSE. The routine then ends at step 240.

The various steps of the uni-directional write operation 230 are not limiting as steps can be omitted or repeated any number of times. That is, a first logical state could be written to an RSE repeatedly without ever writing a second logical state, or vice versa.

Although various embodiments set forth above generally identify the hard and easy directions based on the relative sequential ordering of a resistive sense element and a switching device of a cell, such is not necessarily limiting. Rather, it is contemplated that various memory cell constructions may alternatively have an “easy” and a “hard” direction based on some other feature of the cell. It will be understood that the various embodiments disclosed herein are equally suitable for these other types of memory cells in obtaining read current symmetry without compromising cell reliability.

As can be appreciated by one skilled in the art, the various embodiments illustrated herein provide advantageous writing of data to a resistive sense element in a fast and reliable manner. The ability to write various resistance states with a single uni-directional write current allows for consistent data writing without elevated power consumption. The use of a static magnetic field to write a logical state to a resistive sense element vastly improves the efficiency and complexity of any electronic data storage device. Moreover, the dynamic nature of the static magnetic field write provides increased performance with respect to write current driving ability. However, it will be appreciated that the various embodiments discussed herein have numerous potential applications and are not limited to a certain field of electronic media or type of data storage devices.

It is to be understood that even though numerous characteristics and advantages of various embodiments of the present invention have been set forth in the foregoing description, together with details of the structure and function of various embodiments of the invention, this detailed description is illustrative only, and changes may be made in detail, especially in matters of structure and arrangements of parts within the principles of the present invention to the full extent indicated by the broad general meaning of the terms in which the appended claims are expressed.

What is claimed is:

1. An apparatus comprising a resistive sense element (RSE) having a heat assist region, magnetic tunneling junction (MTJ), and pinned region, wherein the pinned and heat assist regions each have a substantially zero net magnetic moment while a first logical state is written to the MTJ with a spin polarized current, and further wherein the pinned region has a substantially zero net magnetic moment and the heat assist region has a non-zero net magnetic moment when a second logical state is written to the MTJ with a static magnetic field.
2. The apparatus of claim 1, wherein the pinned region comprises a plurality of fixed magnetic layers configured in an anti-parallel orientation.
3. The apparatus of claim 1, wherein the pinned and heat assist regions each have a substantially zero net magnetic moment during a read operation.
4. The apparatus of claim 1, wherein the spin polarized current passes through the RSE in a single direction.
5. The apparatus of claim 4, wherein the spin polarized current passes through a switching device after the RSE.
6. The apparatus of claim 1, wherein the heat assist region comprises at least a first synthetic ferri-magnetic layer and a second synthetic ferri-magnetic layer.
7. The apparatus of claim 6, wherein the first synthetic ferri-magnetic layer has a lower Curie temperature than the second synthetic ferri-magnetic layer of the RSE.

8. The apparatus of claim 1, wherein the heat assist region has a substantially zero net magnetic moment at a first temperature and a non-zero net magnetic moment at a second temperature.

9. The apparatus of claim 1, wherein the heat assist region is activated by current induced heat.

10. The apparatus of claim 1, wherein the heat assist region has an out-of-plane anisotropy in relation to the MTJ and pinned regions.

11. The apparatus of claim 1, wherein the heat assisted region comprises a single ferri-magnetic layer comprising a rare earth transition metal.

12. An apparatus comprising a resistive sense element (RSE) having a heat assist region, a magnetic tunneling junction (MTJ), and a pinned region, wherein the pinned and heat assist regions each have a substantially zero net magnetic moment while a first logical state is written to the MTJ with a spin polarized current, wherein the pinned region has a substantially zero net magnetic moment and the heat assist region has a non-zero net magnetic moment when a second logical state is written to the MTJ with a static magnetic field, wherein the pinned region comprises a plurality of fixed magnetic layers configured in an anti-parallel orientation, and wherein the heat assist region comprises at least a first synthetic ferri-magnetic layer.

13. The apparatus of claim 12, further comprising:  
a first barrier layer between first and second synthetic ferri-magnetic layers;  
a second barrier layer between the heat assist region and the pinned region;  
a third barrier layer between the MTJ and the pinned region; and  
a fourth barrier layer between a first pinned layer and a second pinned layer.

14. A method comprising:  
providing a resistive sense element (RSE) having a heat assist region, a magnetic tunneling junction (MTJ), and a pinned region;  
writing a first logical state to the MTJ with a spin polarized current while the pinned and heat assist regions each have a zero net magnetic moment; and  
writing a second logical state to the MTJ with a static magnetic field while the pinned region has a zero net magnetic moment and the heat assist region is activated to produce a non-zero net magnetic moment.

15. The method of claim 14, wherein the pinned region comprises a plurality of fixed magnetic layers configured in an anti-parallel orientation.

16. The method of claim 14, wherein the pinned and heat assist regions each have a substantially zero net magnetic moment during a read operation.

17. The method of claim 14, wherein any spin polarized current passes through the RSE in a single direction.

18. The method of claim 14, wherein the heat assist region comprises a plurality of synthetic ferri-magnetic layers.

19. The method of claim 14, wherein the heat assist region has a substantially zero net magnetic moment at a first temperature and a non-zero net magnetic moment at a second temperature.

20. The method of claim 14, wherein the net magnetic moment of the heat assist region is orthogonal to the MTJ.

1/6




FIG. 1




FIG. 2

FIG. 3

2/6




FIG. 4






FIG. 5

3/6



4/6




FIG. 8




FIG. 9

5/6




FIG.10

6/6




FIG.11

# INTERNATIONAL SEARCH REPORT

International application No  
PCT/US2010/041303

**A. CLASSIFICATION OF SUBJECT MATTER**  
INV. G11C11/16 H01L43/08  
ADD.

According to International Patent Classification (IPC) or to both national classification and IPC

**B. FIELDS SEARCHED**

Minimum documentation searched (classification system followed by classification symbols)  
G11C H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, WPI Data

**C. DOCUMENTS CONSIDERED TO BE RELEVANT**

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 2008/291721 A1 (APALKOV DMYTRO [US] ET AL) 27 November 2008 (2008-11-27) ----- A the whole document -----	1-3, 6-16, 18-20 4,5,17
A	WO 2008/154519 A1 (GRANDIS INC [US]; CHEN EUGENE YOUJUN [US]; APALKOV DMYTRO [US]) 18 December 2008 (2008-12-18) * abstract; figure 11 -----	1-20

Further documents are listed in the continuation of Box C.

See patent family annex.

\* Special categories of cited documents :

- "A" document defining the general state of the art which is not considered to be of particular relevance
- "E" earlier document but published on or after the international filing date
- "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- "O" document referring to an oral disclosure, use, exhibition or other means
- "P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

"&" document member of the same patent family

Date of the actual completion of the international search

8 September 2010

Date of mailing of the international search report

21/09/2010

Name and mailing address of the ISA/

European Patent Office, P.B. 5818 Patentlaan 2  
NL - 2280 HV Rijswijk  
Tel. (+31-70) 340-2040,  
Fax: (+31-70) 340-3016

Authorized officer

Trifonov, Antoniy

**INTERNATIONAL SEARCH REPORT**

## Information on patent family members

International application No  
**PCT/US2010/041303**

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 2008291721 A1	27-11-2008 WO	2008156967 A1	24-12-2008
WO 2008154519 A1	18-12-2008 US	2008310219 A1	18-12-2008