




INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

| | | |
|--|--|---|
| (51) International Patent Classification ⁵ : H01L 29/788 | A1 | (11) International Publication Number: WO 90/11621 (43) International Publication Date: 4 October 1990 (04.10.90) |
| <p>(21) International Application Number: PCT/US90/00811</p> <p>(22) International Filing Date: 16 February 1990 (16.02.90)</p> <p>(30) Priority data: 329,051 27 March 1989 (27.03.89) US</p> <p>(71) Applicant: HUGHES AIRCRAFT COMPANY [US/US]; 7200 Hughes Terrace, Los Angeles, CA 90045-0066 (US).</p> <p>(72) Inventor: SHELTON, Everett, Keith ; 3586 Windspun Drive, Huntington Beach, CA 92649 (US).</p> <p>(74) Agents: GUDMESTAD, Terje et al.; Hughes Aircraft Company, Post Office Box 45066, Building C1/A126, Los Angeles, CA 90045-0066 (US).</p> | <p>(81) Designated States: AT (European patent), BE (European patent), CH (European patent), DE (European patent), DK (European patent), ES (European patent), FR (European patent), GB (European patent), IT (European patent), JP, KR, LU (European patent), NL (European patent), SE (European patent).</p> <p>Published <i>With international search report. Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.</i></p> | |

(54) Title: FLOATING GATE TRANSISTOR AND PROCESS FOR MAKING IT



(57) Abstract

A floating gate transistor structure (20) including a semiconductor substrate (11), an access gate (17) dielectrically separated from the substrate (11), and a floating gate (21) having a first portion (21a) dielectrically separated from the substrate by a floating gate oxide region (23) and a tunnel oxide region (24) and a second portion (21b) at least partially overlying and dielectrically separated from the access gate (17). A metal control gate (31) overlies and is dielectrically separated from the floating gate (21). Also disclosed is a precision capacitor (30) having a doped region (111) as a first capacitor plate and a metal gate (113) as a second capacitor plate. The floating gate transistor structure (20) can be made with a process which includes the steps of forming a gate oxide layer on semiconductor substrate (11), forming an access gate (17) on the gate oxide layer, and forming an interpoly oxide layer over the access gate (17) and a floating gate oxide layer on the substrate laterally adjacent the gate oxide. A tunnel oxide region (24) is formed in the floating gate oxide layer (23), and a floating gate (21) is then formed on the interpoly oxide, the floating gate oxide, and the tunnel oxide. An oxide layer is formed over the floating gate (21), and a metal control gate (31) is formed thereon. The precision capacitor (30) is advantageously made pursuant to certain of the foregoing steps.

DESIGNATIONS OF "DE"

Until further notice, any designation of "DE" in any international application whose international filing date is prior to October 3, 1990, shall have effect in the territory of the Federal Republic of Germany with the exception of the territory of the former German Democratic Republic.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

| | | | | | |
|----|------------------------------|----|--|----|--------------------------|
| AT | Austria | ES | Spain | MG | Madagascar |
| AU | Australia | FI | Finland | ML | Mali |
| BB | Barbados | FR | France | MR | Mauritania |
| BE | Belgium | GA | Gabon | MW | Malawi |
| BF | Burkina Faso | GB | United Kingdom | NL | Netherlands |
| BG | Bulgaria | HU | Hungary | NO | Norway |
| BJ | Benin | IT | Italy | RO | Romania |
| BR | Brazil | JP | Japan | SD | Sudan |
| CA | Canada | KP | Democratic People's Republic of Korea | SE | Sweden |
| CF | Central African Republic | KR | Republic of Korea | SN | Senegal |
| CG | Congo | LI | Liechtenstein | SU | Soviet Union |
| CH | Switzerland | LK | Sri Lanka | TD | Chad |
| CM | Cameroon | LU | Luxembourg | TG | Togo |
| DE | Germany, Federal Republic of | MC | Monaco | US | United States of America |
| DK | Denmark | | | | |

FLOATING GATE TRANSISTOR AND
PROCESS FOR MAKING IT

1

BACKGROUND OF THE INVENTION

The disclosed invention is generally directed to metal-oxide-semiconductor (MOS) floating gate transistor structures, and is more particularly directed to a single or double level metal floating gate transistor structure which includes a metal programming gate and polysilicon access and floating gates, and also to a process for making such floating gate transistor.

Floating gate transistors are intended to retain either an "ON" or "OFF" state without any bias power to the circuit. Thus, floating gate transistors are utilized as non-volatile memory elements, whereby data is stored by appropriately programming floating gate transistors in the ON or OFF states. The respective states of the floating gate transistors are sensed by appropriate read circuitry. Floating gate IGFETs are discussed in Physics of Semiconductor Devices, Sze, John Wiley & Sons, pages 550-555, 1969.

A known floating gate structure includes a polysilicon floating gate and a polysilicon control/access gate which partially overlies and extends beyond the floating gate. The gates are separated by an "interpoly" oxide layer. Typically, the floating gate is formed with a first polysilicon layer process, while the control/access gate is formed with a second polysilicon layer process, which is also utilized to form any standard transistor gates (i.e., non-floating).

1 A consideration with the foregoing structure is that
the interpoly oxide tends to be leaky, unless high temper-
ature oxide processing is utilized. However, such high
temperature oxide processing has been shown to degrade the
5 quality of the tunnel oxide beneath the floating gate.
Thus, a trade-off must be made between retention and
endurance.

 Another consideration with the foregoing structure
is that the fabrication processing typically utilized
10 provides for a standard gate oxide thickness which depends
on the thickness required for the interpoly oxide.
Utilization of more advanced processes for thinner gate
oxide would present difficulties.

 Another known structure is similar to the foregoing
15 described structure, except that the functions of the
gates are reversed. In other words, the first polysilicon
layer gate is utilized as the control/access gate, while
the second polysilicon layer gate is utilized as the
floating gate. Such structure advantageously allows for
20 formation of the tunnel oxide after formation of the
interpoly oxide, thus allowing for formation of high
quality interpoly oxide without damage to the tunnel
oxide. Also, such structure allows for concurrent forma-
tion of the oxide beneath the floating gate (distinct from
25 the tunnel oxide) and the interpoly oxide, thus providing
for a consistent capacitive coupling between the control/-
access gate and the floating gate.

 However, the capacitive coupling factor is reduced
since the control/access gate cannot capacitively couple
30 to the floating gate area that necessarily extends beyond
the control/access gate in a second poly layer floating
gate configuration. Also, due to the necessarily reduced
narrow size of the control/access gate in the channel
region, the control/access gate may have higher resistance
35 which results in slower access time.

1 A further consideration with both of the foregoing
known structures is that the control gate is also utilized
as the access gate, which results in a loss of charge on
the floating gate after repeated read operations and
5 decreased retention of the floating gate structure. This
configuration also causes the "read" states of the float-
ing gate transistor to have different degrees of "on",
instead of being "off" or "on". An accurate reference
device is required to be able to read the different "on"
10 states, which complicates design.

SUMMARY OF THE INVENTION

 It would therefore be an advantage to provide a
floating gate transistor structure having improved capaci-
tive coupling and improved oxide between the floating gate
15 and the access gate.

 Another advantage would be to provide a floating
gate transistor structure which avoids substantial changes
of the floating gate potential during read operations.

 Still another advantage would be to provide a
20 floating gate transistor structure having reduced access
times.

 The foregoing and other advantages and features are
provided by the floating gate transistor structure of the
invention which includes a semiconductor substrate, an
25 access gate dielectrically separated from the substrate,
and a floating gate having (a) a first portion dielectric-
ally separated from the substrate by a floating gate oxide
region and a tunnel oxide region and (b) a second portion
at least partially overlying and dielectrically separated
30 from the access gate. A metal control gate overlies and
is dielectrically separated from the floating gate.

 A further aspect of the invention is a process for
making a floating gate transistor which includes the steps
of forming a gate oxide layer on semiconductor substrate,
35 forming an access gate on the gate oxide layer, and

1 forming an interpoly oxide layer over the access gate and
a floating gate oxide layer on the substrate laterally
adjacent the gate oxide. A tunnel oxide region is formed
in the floating gate oxide layer, and a floating gate is
5 then formed on the interpoly oxide, the floating gate
oxide, and the tunnel oxide. An oxide layer is formed
over the floating gate, and a metal control gate is formed
thereon.

BRIEF DESCRIPTION OF THE DRAWING

10 The advantages and features of the disclosed inven-
tion will readily be appreciated by persons skilled in the
art from the following detailed description when read in
conjunction with the drawing wherein:

15 FIG. 1 is a schematic sectional view of the floating
gate transistor structure of the invention, together with
a precision metal gate capacitor which can be advanta-
geously produced with the disclosed process for producing
the transistor structure.

20 FIGS. 2A through 2G are schematic sectional views
helpful in understanding a process for producing the
floating gate transistor structure and precision capacitor
of FIG. 1.

DETAILED DESCRIPTION

25 In the following detailed description and in the
several figures of the drawing, like elements are iden-
tified with like reference numerals.

30 Referring now to FIG. 1, schematically illustrated
therein is a partial sectional view of an integrated
circuit 10 that includes a silicon substrate 11, which can
be of an appropriate conductivity type and for this
discussion will be N-type. Illustrative examples are
shown of a non-volatile N-channel floating gate transistor
20 and a precision capacitor 30 formed in respective P⁻
wells 12, 14 in the N⁻ substrate 11. For ease of under-
35 standing, the floating gate transistor structure and the

1 precision capacitor structure will be described separately.

5 The non-volatile floating gate transistor 20 includes N^+ source and drain regions 13 formed in a device region of the P^- well 12. Field oxide regions 15 separate and surround the device regions of the P^- well 12. A polysilicon access gate 17 is formed over an access gate oxide layer 19 disposed on the P-well. It should be noted that the gates of standard (i.e., non-floating) transistors are also formed along with the the polysilicon access gate 17.

10 The floating gate transistor 20 further includes a polysilicon floating gate 21 that includes two sections 21a, 21b at different elevations which are connected by a transition section 21c. The floating gate section 21a is disposed on a floating gate oxide layer 23 formed on the substrate 11, while the floating gate section 21b is disposed on an interpoly oxide layer 25 formed over the polysilicon access gate 19 so as to at least partially overlie the polysilicon access gate 19. The transition section 21c is also separated from the access gate 19 by the interpoly oxide layer 25.

15 A thin tunnel oxide region 24 is formed in the floating gate oxide layer 23, and a downwardly extending portion of the floating gate section 21a is disposed over the tunnel oxide region 24.

20 An oxide layer 27 is formed on the polysilicon floating gate 21, and an optional nitride layer 29 can be formed on the oxide layer 27. A metal control gate 31 is disposed over the floating gate 21, for example on the nitride layer 29 if utilized, or on the oxide layer 27 if the nitride layer 29 is not utilized. The metal control gate 31 is formed as part of a patterned first metallization layer 32 which is formed on a deposited phosphorus doped oxide (PVX) layer 34 having an opening for the metal

25
30
35

1 gate 31. The metal gate 31 may be conductively connected
to a patterned second metallization layer 33 by a conduc-
tor 35 disposed in a via formed in an inter-metal oxide
layer 37 that separates the first and second patterned
5 metallization layers. Alternatively, the interconnections
for the metal gate 31 can be in the first metallization
layer 32.

Referring now to the precision capacitor 30, it
includes an N^+ region 111 in the P^- well 14 between field
10 oxide regions 15. The N^+ region 111 is preferably formed
at the same time as the source and drain regions 13 of the
floating gate transistor 20, and comprises the lower plate
of the precision capacitor 30. The other plate of the
capacitor 30 is a metal capacitor gate 113 which is
15 dielectrically separated from the N^+ region by a capacitor
oxide layer 115. The metal capacitor gate is formed
through an opening in the PVX layer 34 as part of the
first patterned metallization layer 32, and is con-
ductively connected to the patterned second metallization
20 layer 33 by a conductor 117 formed in a via in the inter-
metal oxide layer 37.

The foregoing non-volatile floating gate transistor
20 and the precision capacitor 30 can be formed pursuant
to the following process steps.

25 Gate oxide and field oxide regions 15 are
appropriately formed in an appropriately doped substrate.
A first blanket layer of polysilicon is formed on the
exposed oxide surfaces, for example by standard low
pressure chemical vapor deposition. The deposited
30 polysilicon layer is doped with an appropriate impurity
such as phosphorus pursuant to known techniques, for
example by ion implantation or diffusion. The polysilicon
access gates 17, as well as the gates of standard
transistors, are defined by an appropriately patterned
35 photoresist mask, and the unwanted portions of the

1 polysilicon layer are etched, for example by polysilicon
plasma etching. The exposed gate oxide is then etched,
for example by oxide plasma etching, to expose the
unprotected surfaces of the P⁻ wells 12, 14. The
5 resulting structure, after removal of the photoresist, is
shown in FIG. 2A.

The interpoly oxide 25 and the floating gate oxide
23 are formed by oxidation at a relatively high
temperature above 1050 degrees C in dry oxygen, for
10 example, which provides for low leakage oxide. The
resulting structure is shown in FIG. 2B.

The regions for the tunnel oxide 24 are defined by
an appropriately patterned photoresist layer, and the
floating gate oxide exposed by such photoresist pattern is
15 etched, for example, by plasma etching or wet etching, to
the substrate 11. The thin tunnel oxide 24 is then grown.

A second blanket layer of polysilicon is formed on
the exposed oxide surfaces, for example by standard low
pressure chemical vapor deposition. The deposited poly-
20 silicon layer is doped with an appropriate impurity such
as phosphorus pursuant to ion implantation. The doped
polysilicon layer is then oxidized to form a thin layer of
oxide.

If the nitride layer 29 over the polysilicon
25 floating gate 21 is to be utilized, a blanket layer of
silicon nitride is deposited on the thin oxide layer, for
example, by standard low pressure chemical vapor
deposition.

The floating gate regions are then defined by an
30 appropriately patterned photoresist mask, and the nitride
layer (if utilized) and the oxide over the second poly-
silicon layer are etched, for example by nitride/oxide
plasma etching. The second polysilicon layer is then
etched, for example by polysilicon plasma etching, to form

1 the floating gates 21. The resulting etched structure in
shown in FIG. 2C.

5 The source and drain regions 13 of the floating gate
transistors and the bottom capacitor plates 111 of the
precision capacitors are then implanted, for example by
ion implantation of phosphorus pursuant to known tech-
niques. The resulting structure is schematically illus-
trated in FIG. 2D.

10 A blanket layer of phosphorus doped oxide (PVX) is
then deposited on the exposed surfaces of the wafer, for
example, by low pressure, low temperature chemical vapor
deposition. Openings for contacts, the metal control
gates 31 of the floating gate transistors, and the metal
gates 113 of the precision capacitors are defined by an
15 appropriately patterned photomask, which for example can
be patterned to allow for the metal control gates 31 to
overlap the associated polysilicon floating gates 21.
That is, the metal control gates 31 do not have to be
confined to being above the nitride regions 29. With
20 openings for metal control gates 31 that overlap the
associated polysilicon floating gates 21, some edge
portions of the floating gates 21 could be exposed when
etched. The wafer is then etched to produce such open-
ings, for example, by plasma etching. Specifically, the
25 PVX is etched to the silicon substrate in the precision
capacitor regions and to the nitride layer 29 and the
polysilicon access gates 17 portions not protected by
nitride 29 in the floating gate transistor regions. The
structure resulting after removal of the photoresist is
30 schematically illustrated in FIG. 2E.

The etched PVX is reflowed, at which time the
capacitor oxide 115 for any precision capacitors is grown
by oxidation during reflow. Also during reflow, any
exposed edges of the polysilicon floating gates 21 and
35 exposed areas of the access gates 17 are oxidized. The

1 resulting structure is schematically illustrated in FIG.
2F.

After PVX reflow, a blanket layer of metallization
is applied to the reflowed etched PVX 34 by sputtering,
5 for example. The desired pattern of the first
metallization layer 32, including the metal control gates
31 of the floating gate transistors and the metal gates
113 of the precision capacitors, is defined by an
appropriately patterned photoresist mask formed on the
10 metallization layer. The metal control gates 31 can be
patterned to overlap the associated floating gates 21 so
as to provide for maximum capacitive coupling. The
metallization layer is then subjected to photoresist mask
and etch processing to remove the unwanted metallization.
15 The structure resulting after removal of photoresist is
schematically illustrated in FIG. 2G.

After etching of the first metallization layer, a
blanket oxide layer is deposited on the patterned first
metallization layer to form the intermetal oxide layer 37.
20 The locations of via openings, including via openings to
metal control gates 31 formed in the first metallization
layer 32 if desired, are defined by an appropriately pat-
terned photoresist formed on the oxide layer. The oxide
layer is etched, for example, by oxide plasma etching.

25 A blanket layer of metallization is then applied by
sputtering, for example, to form the second metallization
layer 33 and to fill the via openings. The second
metallization layer 33 is patterned pursuant to
photoresist masking and etching, and can include
30 interconnections for the metal control gates 31 which
avoids possible interference with source and drain lines
that would be formed in the first metallization layer 32
for some memory implementations. The resulting structure
after removal of photoresist is schematically illustrated
35 in FIG. 1.

1 It should be appreciated that the interconnections
for the metal control gates 31 could also be provided in
the first metallization layer 32. Also, the foregoing
devices can be implemented with single metal layer
5 processing.

 While the foregoing has been directed to N-channel
devices, it should be readily appreciated by persons
skilled in the art that the disclosed structures and
processes can be implemented for P-channel devices, and
10 can also be implemented with CMOS processes which include
both N-channel and P-channel devices.

 While the foregoing has been directed to the forma-
tion of floating gate transistors in the transistor
regions, it should be appreciated that 2-terminal capaci-
15 tors having polysilicon plates or metal and polysilicon
plates could be formed. Specifically, a polysilicon
access gate and its associated "floating gate" (which
would not float in this configuration) could form a
capacitor with appropriate via openings and connections in
20 the first metallization layer. Also, a metal gate and its
associated "floating gate" could form a capacitor with an
appropriate via opening to the "floating gate" and connec-
tions in the first and second metallization layers. Such
a metal/polysilicon capacitor would advantageously provide
25 a high capacitance per unit area.

 Also, if desired, metal contacts can be provided to
otherwise "floating gates" so as to form specialized
transistors, including reference transistors for example.

 The foregoing has been a disclosure of a non-
30 volatile floating gate transistor having low-leakage
interpoly oxide and floating gate oxide, together with
optimized tunnel oxide, which provides for reliable
retention and high endurance cycles. Further, the thick-
ness of the standard (non-floating) gate oxide is indepen-
35 dent of the thickness of the interpoly and the floating

1 gate oxide, which allows for use of advanced thinner
non-floating gate oxide processing. The disclosed float-
ing gate transistor also provides for a higher coupling
factor from control gate to floating gate, which allows
5 for lower programming voltages.

Separate control and access gates are advantageously
provided, which eliminates "read disturb" effects (i.e.,
the loss of stored charge on floating gates as a result of
many read operations) and allows for simpler sensing
10 techniques (e.g., without a reference cell). Specifical-
ly, the metal gates can be grounded during a read opera-
tion while the access gates are pulsed high, which pre-
vents a substantial change of the voltage on the floating
gates as a result of the high capacitance between the
15 floating gates and the associated metal control gates, and
also the relatively low capacitance between the floating
gates and the associated access gates. Preventing sub-
stantial change of the voltage on the floating gates
avoids the "read disturb" effects.

20 The separate control and access gates are also
advantageously utilized in programming. Specifically, the
metal control gates can be connected to respective poly-
silicon access gates during programming in order to
increase the capacitance between (a) the floating gate and
25 (b) the effective control gate comprising the metal gate
and the access gate. The higher capacitance provides a
higher coupling factor, which requires a lower minimum
programming voltage.

It should be noted that in some memory array appli-
30 cations wherein the control gates and access gates for
each row are permanently connected, the disclosed floating
gate transistor structure provides for reduced access
time. In such applications, the access gates for a given
row comprise a continuous polysilicon strip extending
35 across all floating gate transistors in that row, while

1 the metal control gates for that row would be connected
together by metal. The connection between the metal gates
and the polysilicon access gates can be made, for example
by standard contacts at intervals along the row between a
5 metal gate and its associated access gate. Such structure
effectively shorts out the resistance of the polysilicon
gate at the intervals, making the maximum series resis-
tance much lower, and reducing access time. Additionally,
this configuration is also optimum for lowest programming
10 voltage due to the high capacitive coupling resulting from
having both gates next to the floating gate. It should be
appreciated however that the advantages of separate
control and access gates are not available with this
configuration.

15 The disclosed process provides for compatible
non-volatile and analog device processing, and is com-
patible with existing CMOS processes. The process allows
for production of higher quality tunnel oxides and isolat-
ing oxides between polysilicon layers.

20 Although the foregoing has been a description and
illustration of specific embodiments of the invention,
various modifications and changes thereto can be made by
persons skilled in the art without departing from the
scope and spirit of the invention as defined by the
25 following claims.

30

35

CLAIMSWhat is claimed is:

1. A non-volatile transistor structure comprising:
a semiconductor substrate;
an access gate dielectrically separated from
said substrate;
5 a floating gate having first and second portions, said first portion being dielectrically separated from said substrate by an oxide layer including a tunnel oxide region, and said second portion at least partially overlying and dielectrically separated from said access gate; and
10 a metal control gate overlying and dielectrically separated from said floating gate.
2. The non-volatile transistor structure of Claim 1 wherein said access gate comprises polysilicon layer.
3. The non-volatile transistor structure of Claim 2 wherein said floating gate comprises polysilicon layer.
4. The non-volatile transistor structure of Claim 1 wherein said metal gate is patterned in a first metallization layer.
5. The non-volatile transistor structure of Claim 4 further including a second metallization layer and wherein said metal gate is conductively connected to said second metallization layer.

6. A non-volatile transistor structure comprising:
a semiconductor substrate;
a polysilicon access gate dielectrically
separated from said substrate;

5 a polysilicon floating gate having (a) a first
portion dielectrically separated from said substrate
by a floating gate oxide layer and a tunnel oxide
region, and (b) a second portion at least partially
overlying and dielectrically separated from said
10 polysilicon access gate; and

a metal control gate overlying and dielectric-
ally separated from said floating gate.

7. A process for making a non-volatile transistor
comprising the steps of:

forming a gate oxide layer on a semiconductor
substrate;

5 forming a polysilicon access gate on the gate
oxide layer;

forming an interpoly oxide layer over the
polysilicon access gate and a floating gate oxide
layer laterally adjacent to the gate oxide layer and
10 having a tunnel oxide region;

forming a polysilicon floating gate having
first and second portions, the first portion being
disposed over the floating gate oxide and the second
portion being disposed over the interpoly oxide;

15 forming an insulating layer over the floating
gate; and

forming a metal gate on the oxide layer over
the floating gate.




FIG. 2A




FIG. 2B




FIG. 2C




FIG. 2D




FIG. 2E




FIG. 2F





FIG. 2G



INTERNATIONAL SEARCH REPORT

International Application No PCT/US 90/00811

| | | |
|--|---|-------------------------------------|
| I. CLASSIFICATION OF SUBJECT MATTER (if several classification symbols apply, indicate all) ⁴ | | |
| According to International Patent Classification (IPC) or to both National Classification and IPC | | |
| IPC ⁵ : H 01 L 29/788 | | |
| II. FIELDS SEARCHED | | |
| Minimum Documentation Searched ⁷ | | |
| Classification System ¹ | Classification Symbols | |
| IPC ⁵ | H 01 L | |
| Documentation Searched other than Minimum Documentation to the extent that such Documents are included in the Fields Searched ⁸ | | |
| III. DOCUMENTS CONSIDERED TO BE RELEVANT ⁹ | | |
| Category ⁹ | Citation of Document, ¹¹ with indication, where appropriate, of the relevant passages ¹² | Relevant to Claim No. ¹³ |
| X | International Electron Devices Meeting, 9-12 December 1984, San Francisco, CA, IEDM Technical Digest, IEDM, (New York, US), R.C. Stewart et al.: "A shielded substrate injector MOS (SSIMOS) EEPROM cell", pages 472-475, see the whole article | 1-3 |
| A | -- | 6,7 |
| X | US, A, 4618876 (STEWART et al.) 21 October 1986 see the whole document | 1-3 |
| A | -- | |
| A | International Electron Devices Meeting, 11-14 December 1988, San Francisco, CA, IEDM Technical Digest, | 1-3,6 |
| <p>¹⁰ Special categories of cited documents:</p> <p>"A" document defining the general state of the art which is not considered to be of particular relevance</p> <p>"E" earlier document but published on or after the international filing date</p> <p>"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)</p> <p>"O" document referring to an oral disclosure, use, exhibition or other means</p> <p>"P" document published prior to the international filing date but later than the priority date claimed</p> <p>"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention</p> <p>"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step</p> <p>"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.</p> <p>"&" document member of the same patent family</p> | | |
| IV. CERTIFICATION | | |
| Date of the Actual Completion of the International Search | Date of Mailing of this International Search Report | |
| 25th June 1990 | 24.07.90 | |
| International Searching Authority | Signature of Authorized Officer | |
| EUROPEAN PATENT OFFICE | M. PEIS | M. Pez |

| III. DOCUMENTS CONSIDERED TO BE RELEVANT (CONTINUED FROM THE SECOND SHEET) | | |
|--|--|-----------------------|
| Category * | Citation of Document, ¹¹ with indication, where appropriate, of the relevant passages | Relevant to Claim No. |
| | <p>IEEE, (New York, US), H. Arima et al.: "A novel process technology and cell structure for MEGA bit EEPROM", pages 420-423, see the whole article</p> <p style="text-align: center;">--</p> | |
| A | <p>EP, A, 0228761 (SEIKO INSTRUMENTS & ELECTRONICS LTD) 15 July 1987 see abstract; figure 1</p> <p style="text-align: center;">--</p> | 1,6 |
| A | <p>EP, A, 0202785 (XICOR, INC.) 26 November 1986 see page 11, line 12 - page 12, line 15; figure 1</p> <p style="text-align: center;">-----</p> | 1,6 |

**ANNEX TO THE INTERNATIONAL SEARCH REPORT
ON INTERNATIONAL PATENT APPLICATION NO.**

US 9000811

SA 35862

This annex lists the patent family members relating to the patent documents cited in the above-mentioned international search report. The members are as contained in the European Patent Office EDP file on 13/07/90
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

| Patent document cited in search report | Publication date | Patent family member(s) | Publication date |
|--|------------------|-------------------------|------------------|
| US-A- 4618876 | 21-10-86 | None | |
| EP-A- 0228761 | 15-07-87 | JP-A- 62088368 | 22-04-87 |
| EP-A- 0202785 | 26-11-86 | US-A- 4599706 | 08-07-86 |
| | | JP-A- 61265869 | 25-11-86 |
| | | US-A- 4752912 | 21-06-88 |