


INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁷ : H03K 17/16		A1	(11) International Publication Number: WO 00/27032
			(43) International Publication Date: 11 May 2000 (11.05.00)
(21) International Application Number: PCT/US99/25545			(81) Designated States: AE, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CU, CZ, DE, DK, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, UA, UG, US, UZ, VN, YU, ZA, ZW, ARIPO patent (GH, GM, KE, LS, MW, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).
(22) International Filing Date: 29 October 1999 (29.10.99)			
(30) Priority Data: 60/106,345 30 October 1998 (30.10.98) US 60/106,346 30 October 1998 (30.10.98) US 09/430,744 29 October 1999 (29.10.99) US			
(71) Applicant (for all designated States except US): SIEMENS AUTOMOTIVE CORPORATION [US/US]; 2400 Executive Hills Drive, Auburn Hills, MI 48326-2980 (US).			
(72) Inventors; and			Published
(75) Inventors/Applicants (for US only): MAGRUDER, Angela, Murch [-/US]; 2706 Powderhorn Ridge Road, Rochester Hills, MI 48309 (US). FISCH, Alfons [-/DE]; Völling, Am Steinbühl 44, D-93167 Falkenstein (DE).			With international search report. Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.
(74) Agent: SLENZAK, Laura, M.; Siemens Automotive Corporation, c/o Elsa Keller, Siemens Corporation, 186 Wood Avenue South, Iselin, NJ 08830 (US).			

(54) Title: COMBINED VOLTAGE AND CURRENT SLEW RATE LIMITING



(57) Abstract

An inductive load is managed to reduce unnecessary induced electromagnetic radiation as caused by unwanted voltage and/or current fluctuations. The management is accomplished through combined current and voltage slew rate limiting of a transistor driving the inductive load. This management may be effected through a combination of analog and digital circuitry.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkina Faso	GR	Greece	ML	Mali	TR	Turkey
BG	Bulgaria	HU	Hungary	MN	Mongolia	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MR	Mauritania	UA	Ukraine
BR	Brazil	IL	Israel	MW	Malawi	UG	Uganda
BY	Belarus	IS	Iceland	MX	Mexico	US	United States of America
CA	Canada	IT	Italy	NE	Niger	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NL	Netherlands	VN	Viet Nam
CG	Congo	KE	Kenya	NO	Norway	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NZ	New Zealand	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	PL	Poland		
CM	Cameroon	KR	Republic of Korea	PT	Portugal		
CN	China	KZ	Kazakhstan	RO	Romania		
CU	Cuba	LC	Saint Lucia	RU	Russian Federation		
CZ	Czech Republic	LI	Liechtenstein	SD	Sudan		
DE	Germany	LK	Sri Lanka	SE	Sweden		
DK	Denmark	LR	Liberia	SG	Singapore		
EE	Estonia						

COMBINED VOLTAGE AND CURRENT SLEW RATE LIMITING

CROSS-REFERENCE TO RELATED APPLICATIONS

This application is a continuation of US Provisional Applications Serial 5 Number 60/106,345, filed 30 October 1998, and of US Provisional Application Serial Number 60/106,346, also filed 30 October 1998.

BACKGROUND OF THE INVENTIONTechnical Field of the Invention

This invention relates generally to the field of electrical circuits and 10 component design, and more specifically to an improved transistor driver circuit.

Background Information and Description of the Related Art (Including Information Disclosed Under 37 CFR §§1.97 and 1.98)

Nearly every household and consumer device manufactured today includes some form of electronic or electromechanical control. Electronics have greatly 15 improved the functionality and convenience of these devices. However, having electronic controls also makes the device susceptible to interference from ambient electromagnetic signals. One goal, then, of good electrical and electronic circuit design is to minimize the magnitude of electromagnetic interference generated, or radiated, by each device. In so doing, the device will 20 become a good neighbor to other electrical and electronic devices in its vicinity.

One field where it is important to minimize the generation of spurious electromagnetic signals is in automotive control systems. Vehicles have a number of sensitive control systems, managing aspects as diverse as engine operation, braking, transmission shifting, navigational tracking and positioning, 25 and extra-vehicle communications. Vehicle manufacturers have strict

requirements on electromagnetic (EM) radiation. This is necessary to ensure that one device does not interfere with the operation of a neighboring device.

Certain vehicle control systems present a greater challenge when dealing with radiant EM. These systems include the control of inductive or resistive 5 loads, such as solenoids, coils and relays, that must be switched off and on rapidly. Electronic components commonly referred to as output drivers (low side output drivers or high side output drivers) control the power to such loads. When dealing with control systems that rapidly switch output drivers and their associated driven elements, the amount of radiant EM can be quite high if not 10 managed properly.

BRIEF SUMMARY OF THE INVENTION

This invention relates to a method for reducing electromagnetic radiation from a circuit employing transistor-based output drivers, and more specifically to a method for limiting the load current slew rate and the load voltage slew rate, 15 slew rate being the rate of change of the current or voltage. Examples are given in this application for systems using a high side driver, but the concepts addressed in this patent application are equally applicable to other drive circuits, including low side drivers and H-bridges.

One advantage of the present invention is that the output driver slew rate 20 limits are digitally configurable, allowing the slew rates to be optimized for any given load configuration.

Another advantage of the present invention is that the combination of voltage and current slew rate limiting allows the overall circuit performance to be

optimized against radiant electromagnetic energy, more so than could be achieved by employing voltage or current slew rate limiting alone.

BRIEF DESCRIPTION OF THE SEVERAL DRAWINGS

One can better appreciate other aspects and advantages of the invention
5 by reading the following specification in conjunction with the drawings in which:

FIG. 1 is an illustrative circuit showing the transistor of an output driver attached to a resistive load;

FIG. 2 is an illustrative circuit showing the transistor of an output driver attached to an inductive load with a freewheel diode, where the transistor is
10 driven with a pulse-width modulated signal;

FIG. 3 is a circuit similar to that of FIG. 2 with the addition of a switchable transistor gate drive current;

FIG. 4 is a signal diagram showing ideal waveforms generated by an inductive load operating in a pulse-width modulated mode with switched gate
15 currents, such as the circuit of FIG. 3;

FIG. 5 is block diagram of a control circuit employing the slew rate limiting of the present invention; and

FIG. 6 is a block diagram of the serial peripheral interface that permits digital adjustment of the voltage and current slew rate limits.

20 DETAILED DESCRIPTION OF THE INVENTION

As illustrated in FIG.1, the output driver transistor 100 is turned on when V_{GS} 102, the difference between the gate voltage potential (V_{GATE}) 104 and the source voltage potential (V_{OUT}) 106, exceeds the transistor threshold voltage (V_{th}). As (V_{GATE}) 104 rises from zero to V_{th} , a gate current (I_{GATE}) 108 flows to

charge both the gate-source capacitance (C_{GS}) 110 and the drain-source capacitance (C_{DS}) 111 until (V_{GATE}) 104 reaches V_{TH} . This charging of the transistor's inherent capacitances will occur within a minimum time (here, referred to as $t_{CGS_FULL_MIN}$) if the gate current (I_{GATE}) 108 is unlimited, and if that 5 current is allowed to flow at its maximum magnitude (I_{GATE_MAX}). If, however, the gate current (I_{GATE}) 108 is limited to a value less than (I_{GATE_MAX}), the time necessary for the gate-source and drain-source capacitances to fully charge (t_{CGS_FULL}) will be greater than $t_{CGS_FULL_MIN}$. Represented mathematically, the relationship described here is:

10 If $I_{GATE} = I_{GATE_MAX}$, then $t_{CGS_FULL} = t_{CGS_FULL_MIN}$,
But, if $I_{GATE} < I_{GATE_MAX}$, then $t_{CGS_FULL} > t_{CGS_FULL_MIN}$
it being understood that $V_{GATE} \geq V_{TH}$ upon the expiry of t_{CGS_FULL} . Once the
gate voltage (V_{GATE}) 104 reaches and then exceeds V_{th} , current (I_{OUT}) 112 begins
to flow through the transistor 100 through the drain-to-source path due to the
15 inherent transconductance of the transistor. The transistor 100 may be
connected to a resistive load 114, and during this state the load will have a
current of I_{LOAD} 116 which is equal to the output current (I_{OUT}) 112. All of this is
well known to those of ordinary skill in the art.

FIG. 2 builds upon these foundational concepts, this time including an
20 output transistor 100' driven by a pulse width modulated (PWM) signal (V_{GATE})
104'. A pulse width modulated signal cycles between being off and on, typically
in a synchronous, or regular, manner. Each time the gate voltage (V_{GATE}) 104'
cycles off, the output transistor 100' is turned off. When the transistor 100'

cycles from on to off, the current (I_{OUT}) 112' that was flowing through the transistor 100' rapidly goes to zero. If there is an inductive load 200 in the circuit, rather than a resistive load 114, there is an imbalance created in the circuit. That is because the zero output current (I_{OUT}) 112' of the transistor 100' drives the current of the inductive load (I_{LOAD}) 202. However, it is well known to those of ordinary skill in the art that the current through an inductor cannot change instantaneously.

To compensate for this imbalance, a diode 204 is added to the circuit. Current (I_{DIODE}) 206 is drawn through the diode 204 to allow the inductive load 10 current (I_{LOAD}) 202 to decrease at some slew, or change, rate inherent to the system. The time it takes for the load current (I_{LOAD}) 202 to dissipate depends upon the time constant (τ) of the system, where this time constant is a function of the inductive load 200, the diode 204, and associated wiring interconnecting the various circuit elements. If the period of the PWM signal (V_{GATE}) 104' is significantly less than τ , the load current (I_{LOAD}) 202 will be continuous and nearly of constant magnitude.

While the diode 204 is conducting, the transistor source voltage (V_{OUT}) 106' is negative, and is of a magnitude equal to the conducting voltage (V_{DIODE}) 207 of diode 204. Since the gate-source capacitance (C_{GS}) 110' was already fully charged when the gate was on, the drain-gate capacitance (C_{GD}) 111' accumulates more charge due to the increased voltage difference between the drain and the source.

When the PWM signal 104' goes high and the transistor is turned on again, the gate-source capacitance (C_{GS}) 110' is charged until the gate-source voltage (V_{GS}) 102' again reaches the threshold V_{TH} . As the gate-source voltage 102' continues to rise, two things happen essentially simultaneously. First, the 5 current through the transistor (I_{OUT}) 112' increases from zero to the limit defined by the system components. Second, the current through the diode 204 decreases to zero as the source voltage (V_{OUT}) 106' again becomes positive, and the diode 204 is reverse biased. The output voltage (V_{OUT}) 106' rises from below zero towards the power supply voltage (V_{PS}) 208. As the output voltage 106' 10 rises and the gate-source voltage (V_{GS}) 102' stays close to V_{TH} , the gate-drain voltage (V_{GD}) 211 decreases. The drain-gate capacitance 111' releases its excess charge. The rate of voltage change is that value which brings I_{GATE} 108' equal to the discharging current of the gate-drain capacitance. This discharge continues until the output voltage 106' reaches its maximum (that being, the power supply 15 voltage minus drain-source "on" voltage) and the drain-source voltage reaches a steady state. This is commonly referred to as the Miller effect. This whole process is reversed when the transistor is shut off.

The electromagnetic (EM) emissions from such a system are at a maximum during two different critical stages of circuit transition. The first stage 20 during which maximum EM is emitted is when the output current (I_{OUT}) 112' is changing, either increasing or decreasing. The second stage during which maximum EM is emitted is when the output voltage (V_{OUT}) 106' is changing, likewise either increasing or decreasing. The EM emissions during these

transitional stages can be reduced by slowing the rate of change of these parameters. To be precise, by limiting the rate at which the current (I_{OUT}) 112' and voltage (V_{OUT}) 106' are changing, that is, by limiting the slew rate of the current and voltage, EM emissions can be managed to be at levels below their 5 otherwise naturally occurring maximum level. This can be accomplished through limitation of the gate current (I_{GATE}) 108'.

FIGS. 1 and 2 describe phenomena generally well understood by those of ordinary skill in the art. Turning now to FIG. 3, the present invention will be described. FIG. 3 is a circuit of the type described in FIG. 2, with the addition of 10 illustrative switched gate current sources 300 - 306. These gate current sources 300 - 306 represent the magnitude of the gate current 108" at different stages in the operation of the circuit, and do not necessarily reflect the physical implementation in the device. More specifically, current source 300 represents a gate current to the limit $\pm I_{S1}$, current source 302 represents a gate current to the 15 limit $\pm I_A$, current source 304 represents a gate current to the limit $\pm I_B$, and current source 306 represents a gate current to the limit $\pm I_{S2}$. The relative magnitudes of these current limits are determined by the needs of the situation. Typically I_A and I_B will be much smaller in magnitude than I_{S1} or I_{S2} . The 20 relationship of the magnitude of the currents with respect to each other depend on the transconductance of the device and on the load characteristics.

FIG. 4 illustrates the ideal waveforms generated by the circuit of FIG. 3. Both FIGS. 3 and 4 are referred to in this portion of the discussion.

The initial conditions 400 in FIG. 4 assume that the transistor is off with a continuous load current (I_{load}) 202''. Recalling the discussion of FIG. 2, this is because the period (T) of the PWM input signal (V_{GATE}) 104'' is much smaller than the time constant of the system (τ). Because of this phenomenon, the output 5 voltage (V_{OUT}) 106'', 106'' is negative with a magnitude equal to the diode conducting voltage 206'.

Current source 300 is figuratively switched on during phase 410, to represent that the gate current (I_{GATE}) 108'', 108'' is now at level I_{S1} 412. Doing so reduces the total switching time of the circuit, this total switching time being 10 the time from when the digital "on" signal 401 reaches 50% of its maximum voltage the time that the output voltage (I_{OUT}) 106'', 106'' reaches 90% of its maximum (when turning on). When the output current 112'', 112'' begins to increase, EM radiation becomes an issue. To manage radiant EM, the output current slew rate should ideally be limited.

15 Once the output current 112'', 112'' reaches the arbitrary threshold I_{SR} 414, the gate current 108'', 108'' limit is reduced to level I_A 422. This is symbolized in FIG. 3 as current limit source 302 switching on and current source 300 switching off. During this phase 420, the output current slew rate 424 is limited. As the current flows more through the transistor 100'' and less through 20 the diode 204', the diode 204' stops conducting and the output voltage (V_{OUT}) 106'', 106'' begins to rise. At this point, the change in voltage begins causing radiant EM. Therefore, it now becomes necessary to manage voltage slew to effectively manage radiant EM.

Once the arbitrary voltage threshold V_{SR} 426 has been reached, it becomes desirable to control the voltage slew rate 428. This is represented by the circuit leaving stage 420 and entering stage 430. During this stage 430, the gate current 108", 108"" is changed to level I_B 432. This is symbolized in FIG. 3 5 as current limit source 304 switching on and current limit source 302 switching off. During this stage 430, the output voltage slew rate 428 is controlled.

Once the output voltage is no longer rapidly changing, the voltage slew rate 428 need not be controlled anymore. Instead, it now becomes desirable to speed up, or minimize, the time it takes for the transistor 100" to reach the state 10 where the output voltage 106", 106"" is maximized and the transistor drain-source voltage (that is, V_{PS} 208' less V_{OUT} 106") 436 reaches steady state.

This stage of operation is shown as stage 440. For stage 440, current source 304 is figuratively switched off after (V_{OUT}) 106", 106"" crosses arbitrary threshold V_{SCB} 434. Figurative current source 304 is switched off and the circuit 15 is allowed to seek its natural maximum gate current 108", 108", shown as level I_{CP1} 442.

It can be appreciated by those of ordinary skill in the art that stages 410 - 440 represent the stages during which the transistor 100" is transitioning from being "off" 444 until it is fully "on" 446. The cumulative effect of stages 20 410 - 440 thus represent the "turn-on" state 448 of the transistor 100".

At the end of the final stage 440 of the "turn on" state 448, the "on" state 446 has been achieved. This is represented in the signal diagram of FIG. 4 as stage 450. During this stage 450, the gate voltage (V_{GATE}) 104", 104"" is at the

maximum value provided by the circuitry. This value is represented as V_{CP} 452.

Also during this stage 450, the transistor drain-source resistance, commonly referred to by those of ordinary skill as $R_{DS(on)}$, is at a minimum. During this state,

the system is in equilibrium, and no gate current 108", 108"" is required to

5 maintain the equilibrium. As such, the gate current 108", 108"" drops to zero
454.

At some point in time, the PWM signal 401 switches from "on" 435 to "off" 456, setting the stage for a reverse of the phenomena experienced during the

"turn on" 448 and "on" 446 states. The transistor 100" now begins its "turn off"

10 457 state. The first stage of the "turn off" state 457 is stage 460. During this stage 460, the PWM signal 401 is brought to "off" 456. As described initially in FIGS. 1 and 2, this causes the output current (I_{OUT}) 112", 112"" to be driven toward zero 425. However, because of the presence of an inductive load 200", the load current 202" cannot react quickly. To maintain balance in the circuit, 15 diode 204' conducts current. This causes (V_{OUT}) 106", 106"" to eventually become negative with a magnitude equal to the conducting voltage of the diode (V_{DIODE}) 462.

When "turning on" 448 the device, stages 410 - 440, current sources 300 - 306 were used to represent current being sourced to the gate of the 20 transistor. When "turning off" 457 the device, current sources 300 - 306 are used to represent a current sink for the gate. The magnitude of the current source 300 - 306 limits may be equivalent in either mode, but one of ordinary

skill in the art appreciates that the polarity of the current will be opposite for the cases of turning on and turning off.

During stage 460, the gate current (I_{GATE}) 108", 108"" is at magnitude I_{S2} 462. This is represented figuratively in FIG. 3 by the switching on of current source I_{S2} 306 and the switching off of current source 300. This current results in the speeding up, or minimization, of the switching time from when the turn off command 457 is received until the output voltage (V_{OUT}) 106", 106"" crosses back below the arbitrary threshold V_{SCB} 434.

At this point, the output voltage slew rate 428' is controlled to reduce the 10 ME emissions generated by the changing voltage, by setting the gate current (I_{GATE}) 108", 108"" to magnitude I_B 432'. This is represented figuratively in FIG. 3 by the switching off of current source 306 and the switching on of current source 304. Stage 470 illustrates the resulting signal relationships.

In stage 480, it now becomes desirable to limit current slew rate 424', 15 again for the purpose of managing radiant EM. To achieve this, the gate current 108", 108"" is limited to magnitude I_A 422'. This is represented figuratively in FIG. 3 by current source 304 switching off and current source 302 switching on.

In the final stage 490 of "turn off" 457, the output current (I_{OUT}) 112", 112"" has fallen below threshold I_{SR} 414. As such, there is no longer a need to 20 exercise current slew rate limiting. Rather, the system is allowed to discharge the gate-source and gate-drain capacitances 110', 111'. This current is represented as I_{GD} 492. When the gate-source voltage (V_{GS}) 436 returns to zero, the device is fully "off" 444'.

Thus, it can be appreciated that the present invention allows for effective turning on and turning off of a driven device according to a PWM input signal, while significantly reducing the resultant EM radiation, by controlling the gate current of a transistor according to the progression

5 $I_{GATE}: I_{S1} \Rightarrow +I_A \Rightarrow +I_B \Rightarrow +I_{CP1}$ for input = high, and

$I_{GATE}: I_{S2} \Rightarrow -I_A \Rightarrow -I_B \Rightarrow I_{GD}$ for input = low.

The switched current sources described in the preceding paragraphs serve to limit the output current and voltage slew rates to reduce EM emissions, while allowing the device to switch as fast as possible by allowing higher currents
10 during the phases where neither the output voltage or current is changing. The parameters that determine whether the output stage is in current slew rate limiting or voltage slew rate limiting mode are listed below in Table 1:

TABLE 1				
Stage	I_{OUT} 112	V_{OUT} 106	I_{GATE} of Output Stage 108	Comment
410	$< I_{SR}$	$< V_{SR}$	I_{S1}	Speed-up current to decrease t_{d_ON} , the device turn on time. V_{GATE} rises to V_{TH} .
420	$> I_{SR}$	$< V_{SR}$	$ I_A $	Current slope limiting, at device turn-on.
430	$> I_{SR}$	$> V_{SR}$ $< V_{SCB}$	$ I_B $	Voltage slope limiting, at device turn-on.
440	$> I_{SR}$	$> V_{SCB}$	I_{CP1}	Full device design capability so R_{DSON} reduces to minimum.
450	$> I_{SR}$	$> V_{SCB}$	≈ 0	R_{DSON} at minimum.
460	$> I_{SR}$	$> V_{SCB}$	I_{S2}	Gate discharge speed-up current to increase t_{d_OFF} , the device turn off time.
470	$> I_{SR}$	$> V_{SCB}$	$ I_B $	Voltage slope limiting, at device turn-off.
480	$> I_{SR}$	$< V_{SR}$	$ I_A $	Current slope limiting, at device turn-off.
490	$< I_{SR}$	$< V_{SR}$	I_{GD}	Gate discharge

Digital states are assigned to the comparison of the output I_{OUT} 112 to the value I_{SR} 414 and the output V_{OUT} 106 to the values V_{SR} 426 and V_{SCB} 434, according to the following relationships:

[$I_{OUT} < I_{SR}$] \Rightarrow [$ISR =$ digital "0"],

5 [$I_{OUT} > I_{SR}$] \Rightarrow [$ISR =$ digital "1"],

[$V_{OUT} < V_{SR}$] \Rightarrow [$VSR =$ digital "0"],

[$V_{OUT} > V_{SR}$] \Rightarrow [$VSR =$ digital "1"],

[$V_{OUT} < V_{SCB}$] \Rightarrow [$VSCB =$ digital "0"], and

[$V_{OUT} > V_{SCB}$] \Rightarrow [$VSCB =$ digital "1"].

10 It should be noted that ISR as discussed here is signal 520, VSR is signal 522 and VSCB is signal 524 of FIG. 5.

Having made this transformation from analog logic to digital logic, one of ordinary skill in the art can readily appreciate that a combination of analog and digital control devices can be employed to optimize control of the current and voltage slew rates. More particularly, one of ordinary skill can further appreciate 5 the advantages of mixing digital and analog signal control techniques. That is because a control circuit which includes digital devices can be much more readily varied to suit particular conditions. By being programmable, digital devices permit a number of different outputs based upon an input command.

To further illustrate this point, reference is now made to FIG. 5. A serial 10 peripheral interface (SPI) logic circuit 500 is integrated into the device, to set various operating parameters, to control the drivers, and to read and interpret diagnostic information from the drivers. Alternatively, the SPI 500 may be an external semiconductor device, or may be a combination of external components arranged to achieve the desired circuit and logic behavior. This discussion will 15 presume no specific physical implementation, as the physical embodiment of the SPI 500 is immaterial to obtaining a full understanding of the present invention.

The slew rate limit choice 502 is output by the SPI 500, and in turn is an input 502' to the combined digital 504 and analog 506 circuit embodying the current and voltage slew rate controls as described earlier. More particularly, the 20 voltage slew rate is mathematically represented as $\partial V/\partial t$ and the current slew rate is mathematically represented as $\partial I/\partial t$. The SPI 500 of the present embodiment provides for four different settings for voltage and current slew rate limiting, with an example shown below in Table 2. One of ordinary skill in the art

understands that determination of the number of slew rate settings and their values would preferably include the supply and load conditions under which these limits are valid. The parameter $t_{dON/OFF}$ is the maximum time allowed for the transistor to turn on or off (as shown in FIG. 4, states 446 and 444), where t_{dON}

5 is measured from the 50% voltage level of the ON signal to the point where $I_{OUT} = 10\% I_{OUT_MAX}$ (that being, 10% of its maximum level), and where t_{dOFF} is measured from the 50% voltage level of the OFF signal to the point where $V_{OUT} = 90\% V_{OUT_MAX}$ (that being, 90% of its maximum level).

TABLE 2

Slew Rate Range	$\partial V/\partial t$ (Volts/ μ sec)	$\partial I/\partial t$ (Amps/ μ sec)	$t_{dON/OFF}$ (μ sec)
0	0.2 → 0.8	0.05 → 0.25	$\leq 20 \mu$ sec
1	0.6 → 2.4	0.15 → 0.75	$\leq 12 \mu$ sec
2	1.8 → 7.2	0.45 → 2.3	$\leq 5 \mu$ sec
3	5.4 → 22.0	1.4 → 7.0	$\leq 3 \mu$ sec

10 For each slew rate limit, there is a tolerance inherent in the device. This is indicated in Table 2 by using a range of values for each limit, as opposed to using absolute values.

The settings of voltage and current slew rate limiting are selected to best fit the voltage and current limiting requirements of the application. As such, one 15 of ordinary skill can appreciate that an application requiring a higher degree of EM emission reduction would likely select slew rate range 0 to provide for a slow slew rate, while an application whose speed requirements supercede its emissions requirements would select the faster slew rate of range 3.

It should be emphasized that the current and voltage slew rate limiting are accomplished internally to the device of the present invention, and as such require no additional or external means to achieve these controls.

Represented in functional block diagram format, the transistor 100" turn-on time is limited by control current 307. To accomplish the logic of Table 1, the 5 output current and output voltage signals are digitized by a series of comparators. More particularly, comparator 512 digitizes the relationship of I_{OUT} with respect to threshold I_{SR} , comparator 514 digitizes the relationship of V_{OUT} with respect to threshold V_{SR} , and comparator 516 digitizes the relationship of 10 V_{OUT} with respect to threshold V_{SCB} . The outputs 520 – 524 of these relationships are fed back to 520' - 524' to the digital logic portion 504 of the slew rate limit determiner. The "on" signal 526 is similarly fed into the slew rate logic 504, where here that signal is the PWM input into the gate 401. The values of these 15 signals 520' – 524', 526 are used as shown in Table 1 to determine the appropriate slew output setting 108b.

While not necessary to an understanding of the advantages of the invention, it can be appreciated that it may be preferred to include certain protections within the circuit to prevent certain situations from being permitted to prevail. For example, the embodiment of FIG. 5 as further illustrated in FIG. 6 20 includes logic to detect and react to situations such as circuit overtemperature 528, 528', circuit undervoltage 532, short circuits to ground (SCG) 534, 534', and open load (OL) 536, 536' conditions. Additionally, it is customary for digital

control circuits to include logic to detect and react to both internal 538, 538' and externally-generated 540, 540' reset signals.

As shown here, a single gate driver 550 is fully detailed. However, it can be appreciated that multiple gates may be driven, such as shown here where 5 three additional gates 552 – 556 are driven in like fashion.

Turning our attention now primarily to FIG. 6, the operation of the SPI 500' of the preferred embodiment is more fully explained. It can of course be appreciated that much of this discussion is within the realm of design choices made by someone of ordinary skill in the art. A SPI register 560, 560' 10 communicates with the circuit at large through an eight-bit message byte 600. This message 600 includes two portions, a four-bit command nibble 602 and a four-bit data nibble 604. Besides being used within the circuit of the present invention, this message 600 may also be output to other digital communications devices external to the circuit via the serial data output (SDO) line 610, 610'. 15 Likewise, the circuit of the present invention may receive communications from such external devices through the serial data input (SDI) line 612, 612'.

The SPI register 560' is adapted to alternately communicate commands 620 and data 622 to control the operation of the control circuit as has been described earlier, and to receive response data 624 indicative of the performance 20 of the control circuit in response to the commanded behaviors. When commanding slew rate settings to the circuit, the SPI register 560' structures the eight-bit message byte 600 such that bits D4 – D7 (i.e., the command nibble 620) indicates which pair of channels are to be set. A binary message of "1011"

indicates that channels 1 and 2 are to be set during this control cycle, while a binary message of "1101" indicates that channels 3 and 4 are to be set. The data nibble 622 provides the actual slew rate range settings, with bits D2 and D3 providing the settings applicable to channels 2 and 4, while bits D0 and D1

5 provide the settings applicable to channels 1 and 3. Referring back to Table 2, to set slew rate ranges 0 through 3, the ranges are represented in binary fashion in the appropriate setting bits.

By way of example, to set the slew rate of channel 1 to range 2 and to set the slew rate of channel 2 to range 1, the following message would be sent by

10 the SPI register:

D7	D6	D5	D4	D3	D2	D1	D0
1	0	1	1	0	1	1	0

Such a message indicates that channels 1 and 2 are being set (D4 - D7 = 1011), that channel 2 should be set to range 1 (D2 - D3 = 01), and that channel 1 should be set to range 2 (D0 - D1 = 10). The command 620 and data 622 portions of the message are transmitted to the gate drive logic 550, 550' and output control logic 652 circuits via signals 620', 620'', 622', 622a' and 622b'. The gate drive logic 550, 550' takes the slew rate command 622' and, in combination with the slew settings 622a' and 622b' as latched by the output logic 652, produces a drive signal 660 and setting signals 654, 656 to drive the output stage 108a, 670 of the transistor 100''.

15

Having sent its slew rate setting command, the SPI register 560' now begins to listen for the response 624. This response provides feedback as to how the circuit is performing in response to the commanded behaviors. The output

stage 670 signals are fed back into the response logic portion 700 of the circuit. Likewise, the various voltage and current levels 524', 528', 534' and 536' are fed back, to indicate whether or not the various thresholds set forth in Table 1, as well as the various circuit protection thresholds for SCB, SCG and OL, have been 5 reached. If any of the protection thresholds 524', 528', 536' have been reached, a latch in the failure register 710 is set. In this embodiment, another register, dedicated strictly to overtemperature reporting 712, is also included. A latch in this register is set if any of the channels is in an overtemperature mode, whereas the failure register 710 contains data about any channel which has exceeded a 10 protection threshold.

The protection latch states 714, 716 are combined with the desired rate commands 654, 656 and with the actual output states 718, 720 to form the response message 624'. For the response byte that contains slew rate information, bits D7 and D6 indicate the actual slew rate of channel 4, bits D5 15 and D4 indicate the rate of channel 3, D3 and D2 indicate channel 2, and D1 and D0 indicate channel 1. For each channel, its slew rate range, as discriminated according to Table 2, is represented in binary fashion. By way of example, if the response message 624 appears as below:

D7	D6	D5	D4	D3	D2	D1	D0
1	0	1	1	0	1	1	0

this means that channel 4 is at slew range 2, channel 3 is at range 3, 20 channel 2 is at range 1, and channel 1 is at range 2. These statuses may then be sent in a message to external devices via the SDO 610.

One of ordinary skill in the art should appreciate some additional points.

First, the slopes of the voltage and current rate should be set to meet the circuit response and EM radiation control needs of the circuit. Further, the number of slew ranges, and the respective values within each range, may be narrowed or 5 increased as the situation requires.

This preferred embodiment is for a high-side driver. However, to operate a low-side power stage, the load and the fly diode should be connected to battery. Similarly, to operate an H-bridge, a combination of high-side and low-side power stage slew rate limiting would be needed.

10 If improved delay times are not a requirement of the particular circuit design, one may eliminate the ISR and/or the VSB comparators. Conversely, if the situation requires it, the current and voltage slew rates can be set separately, rather than in combination as shown here.

The SPI 500, 500' may be adapted to communicate more fully with 15 external devices. For example, if the circuit of the present invention is implemented as a part of a large digital control system, as is the case in the preferred embodiment, the SPI can be adapted to query and provide additional diagnostic information about the circuit. To illustrate this additional functionality, reference is now made to Table 3, below.

TABLE 3

Command narrative	Command nibble 602	Data nibble 604	Reply
Set slew rates for channels 1 and 2	1011	[rate 1] [rate 2]	Actual slew rates of all channels
Set slew rates for channels 3 and 4	1101	[rate 3] [rate 4]	Actual slew rates of all channels
AND [data] with parallel inputs	0001	[data]	2-bit diagnostic for each channel
OR [data] with parallel inputs	0010	[data]	2-bit diagnostic for each channel
OVERRIDE parallel inputs with [data]	0100	[data]	2-bit diagnostic for each channel
Set OT (overtemperature) threshold	1000	$T_{OFF1} = [0011]$ or $T_{OFF2} = [1100]$	$T_{OFF1} = [00000011]$ or $T_{OFF2} = [11111100]$
Read status of outputs and OT latches	1110	[xxxx] don't care	output state and OT status for each channel

Regarding the AND, OR and OVERRIDE diagnostic commands outlined above, it should be noted that the 2-bit diagnostic for each channel takes the form of:

D7	D6	D5	D4	D3	D2	D1	D0
Ch4	Ch4	Ch3	Ch3	Ch2	Ch2	Ch1	Ch1

where:

5 "00" = SCG/OT situation present

"01" = OL situation present

"10" = SCB situation present

"11" = no protection situations present (i.e. OK)

Similarly, for the READ diagnostic command outlined above, it should be noted that the response takes the form of:

D7	D6	D5	D4	D3	D2	D1	D0
OT4	OT3	OT2	OT1	Out4	Out3	Out2	Out1

where:

OTx = "0" = no overtemperature situation present

5 Otx = "1" = overtemperature situation present

Outx = "0" = channel is off, i.e. $V_{OUT} < V_{SCB}$

Outx = "1" = channel is on, i.e. $V_{OUT} > V_{SCB}$

Because the SPI 500 can communicate with other digital devices through the SDI 612' and SDO 610' lines, it can be appreciated that the slew rate ranges 10 of Table 2 could be altered during operation, as commanded by an external device to the SPI.

One of ordinary skill appreciates that other commands may be implemented depending upon the needs of the situation. However, it can nonetheless be appreciated that combining digital and analog control techniques, 15 as described herein, provides an elegant solution to the problem of minimizing radiant EM while still providing desired circuit response characteristics. It can also be appreciated that combining digital and analog control techniques permits controls to be dynamically adjusted as needed.

The foregoing description of the preferred embodiment was provided to 20 illustrate the concepts of the present invention. However, other embodiments of the present invention may be effected without departing from the spirit or scope of the invention claimed herein.

CLAIMS

I/we claim as follows:

1. A device, having at least one transconducting element, for controlling the current of an inductive load through a control signal, said device comprising:
 - a voltage slew rate limiter for varying the rate at which the voltage of said control signal increases and decreases using the inherent Miller Effect of said transistor as a closed loop control;
 - a current slew rate limiter for varying the rate at which the current of said control signal increases and decreases; and
 - a logic device in signal communication with said voltage slew rate limiter and said current slew rate limiter, said logic device adapted to command said voltage and current slew rate limiters to rates within at least one predetermined range of voltage and current, respectively, rates;
 - wherein said voltage and current slew rate limiters modulate a control input signal of said transconducting element.
2. A device of claim 1, wherein said modulated input signal comprises both voltage and current modulation.
3. A device of claim 2, wherein said voltage modulation is a pulse width modulated signal.
4. A device of claims 2 or 3, wherein said current modulation is asynchronous.

5. A device of claim 4, wherein said transconducting element has an output current and an output voltage, and wherein said asynchronous current

modulation is determined as a function of said output current and said output

voltage.

6. A circuit for controlling the current of an inductive load, said circuit having

at least one transistor having a gate input, said circuit controlling said inductive

load current by controlling the current and voltage of said transistor gate input,

wherein said transistor gate input voltage control comprises a voltage slew rate

5 limiter having at least one predetermined voltage slew rate range for varying the

rate at which the voltage of said transistor gate input increases and decreases,

wherein said voltage slew rate limiter employs the inherent Miller Effect of said

transistor as a closed loop control, and wherein said transistor gate input current

control comprises a current slew rate limiter having at least one predetermined

10 current slew rate range for varying the rate at which the current of said transistor

gate input increases and decreases.

7. A circuit of claim 8 wherein said circuit selectively enables and disables

said current slew rate limiter.

8. A circuit of claim 8 wherein said circuit selectively enables and disables

said voltage slew rate limiter.

1/7

FIG. 1




FIG. 2






FIG. 3




3/7



4/7

FIG. 5A



5/7

FIG. 5B






FIG. 6A



7/7

FIG. 6B



INTERNATIONAL SEARCH REPORT

International Application No

PCT/US 99/25545

A. CLASSIFICATION OF SUBJECT MATTER
IPC 7 H03K17/16

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
IPC 7 H03K

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	EP 0 493 185 A (PEUGEOT ;CITROEN SA (FR)) 1 July 1992 (1992-07-01) column 1, line 45 -column 2, line 10 column 4, line 8 - line 54; figures 1,2	1,6
A	---	5
Y	WO 95 24076 A (APPLE COMPUTER) 8 September 1995 (1995-09-08) page 7, line 9 -page 10, line 19; figures 4-7	1,6
A	GB 2 318 467 A (INT RECTIFIER CORP) 22 April 1998 (1998-04-22) page 8, line 4 -page 11, line 17; figure 4 ---	1-8
		-/--

Further documents are listed in the continuation of box C.

Patent family members are listed in annex.

³ Special categories of cited documents :

- "A" document defining the general state of the art which is not considered to be of particular relevance
- "E" earlier document but published on or after the international filing date
- "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- "O" document referring to an oral disclosure, use, exhibition or other means
- "P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

"&" document member of the same patent family

Date of the actual completion of the international search

25 February 2000

Date of mailing of the international search report

03/03/2000

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

Cantarelli, R

INTERNATIONAL SEARCH REPORT

International Application No

PCT/US 99/25545

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	YEE H P: "AN EMI SUPPRESSION MOSFET DRIVER" APEC. ANNUAL APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION, US, NEW YORK, IEEE, vol. CONF. 12, 1997, pages 242-248, XP000736191 ISBN: 0-7803-3705-0 page 244, left-hand column -page 248, left-hand column, line 10; figure 11 -----	2,3

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/US 99/25545

Patent document cited in search report	Publication date	Patent family member(s)			Publication date
EP 0493185	A 01-07-1992	FR 2671241	A	03-07-1992	
		DE 69123234	D	02-01-1997	
		DE 69123234	T	13-03-1997	
WO 9524076	A 08-09-1995	NONE			
GB 2318467	A 22-04-1998	DE 19745218	A	23-04-1998	
		FR 2754958	A	24-04-1998	
		IT 1295361	B	12-05-1999	
		JP 10173500	A	26-06-1998	