

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
17 August 2006 (17.08.2006)

PCT

(10) International Publication Number
WO 2006/086118 A2

(51) International Patent Classification:
G01S 5/14 (2006.01)

(21) International Application Number:
PCT/US2006/001454

(22) International Filing Date: 13 January 2006 (13.01.2006)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
11/054,734 10 February 2005 (10.02.2005) US

(71) Applicant (for all designated States except US): **MOTOROLA, INC.** [US/US]; 1303 East Algonquin Road, Schaumburg, Illinois 60196 (US).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **DUBASH, Noshir B.** [US/US]; 1527 E. Monterey Street, Chandler, Arizona 85225 (US). **KING, Thomas M.** [US/US]; 9283 S. Stanley Place, Tempe, Arizona 85284 (US).

(74) Agents: **HUGHES, Terri S.** et al.; 1303 East Algonquin Road, Schaumburg, Illinois 60196 (US).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, LY, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SM, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.


(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, LV, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

— without international search report and to be republished upon receipt of that report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: RECONFIGURABLE DOWNCONVERTER FOR A MULTI-BAND POSITIONING RECEIVER



(57) Abstract: A reconfigurable downconverter (10) for a multi-band positioning receiver is operable with an RF synthesizer (18) with fixed output frequency, and a fixed wideband RF input (28). The downconverter (10) includes an RF mixer (12) operable to accept a range of frequencies that encompass the GPS and Galileo frequency bands and to output a downconverted IF signal (32). A fixed frequency local oscillator signal (34) is coupled to the RF mixer (12). At least one IF processor 14 further downconverts the downconverted IF signal (32) to at least one baseband signal (22). At least one of the IF processors (14) is reconfigurable for different frequency bands.

RECONFIGURABLE DOWNCONVERTER FOR A MULTI-BAND POSITIONING RECEIVER

FIELD OF THE INVENTION

5

The present invention is generally directed to the field of electronic receiving equipment, and specifically for positioning receivers for downconverting signals from multiple frequency bands.

10

BACKGROUND OF THE DISCLOSURE

Currently most civilian positioning receivers are single-band Global Positioning System (GPS) receivers. These receivers use the L1-CA code broadcast by GPS satellites at a frequency 1575.42 MHz, as defined for GPS protocols. The performance of these receivers is limited by the signal strength, chip rate, data rate, code length and availability of the L1-CA signal. Due to the modernization plan of the United States GPS system and the planned deployment of the European Galileo system, more satellite signals will be available in the near future for civilian use. These signals will dramatically improve the capability and performance of positioning receivers by offering higher code rates and data rates, longer codes, higher power, frequency diversity, and increased availability.

The GPS modernization plan includes introducing two additional satellite signals for civilian use: L2 at 1227.6 MHz and L5 at 1176.45 MHz. The European Galileo system will offer thirty new satellites, with positioning signals in four frequency bands: E5a at 1176.45 MHz, E5b at 1207.14 MHz, E6 at 1278.75 MHz and E2 at 1575.42 MHz. Although some of the Galileo bands coincide with the GPS bands, they are designed to not interfere with the GPS signal codes.

To take full advantage of these additional signals, future positioning receivers will need to operate in multiple frequency bands. The problem is that each additional band will require additional hardware with additional cost, which is prohibitive for many low-cost civilian applications. Also, since it is not practical to implement all the bands, a receiver developer must decide which bands to include in the receiver, without any test data of how these new signals will perform when deployed. The

problem is how to design a dynamically reconfigurable multi-band receiver, with minimum hardware and cost.

Several multi-band architectures and methods have been proposed for dual band receivers using L1 and L2 GPS frequencies. U.S. Patent 5,736,961 uses
5 different fixed-frequency downconverters for the L1 and L2 signal with complete duplication of the downconversion hardware. This is not a practical dual-band solution, and not scalable to more frequencies. U.S. Patent 5,040,240 also uses separate receiver chains for L1 and L2 frequencies, but shares a common frequency synthesizer. Therefore, this technique also suffers from duplication of hardware. The
10 receiver disclosed in U.S. Patent 6,675,003 separates the L1 and L2 signals at a second image reject mixer. This is an efficient solution for a L1/L2 dual-band receiver but is not scalable to more frequencies without significant increase in hardware.

U.S. Patent 6,081,691 discloses a GPS/GLONASS (Global Orbiting Navigation Satellite System) receiver capable of receiving satellite signals from a
15 single-frequency GPS system and a multiple-frequency GLONASS system, and WIPO Patent Application WO 01/39364 presents another method of implementing a multi-band GPS/GLONASS receiver. For both these references, the IF processing paths are fixed and cannot be electronically reconfigured for different frequencies. Moreover, the GLONASS system, which has been in decline since 1996 has a limited lifetime.

20 There is other prior art that covers multi-band receivers in general, used for any application. For example, U.S. Patent Application 2002/0173337 A1 and U.S. Patent 6,088,348 disclose dual-band or tri-band architectures for cellular, PCS and GPS frequencies. However, these architectures use separate mixers for the first down-conversion, and switched PLL synthesizers, which adds additional hardware cost and
25 complexity.

What is needed is an improved electronically reconfigurable downconverter for a multi-band positioning receiver. It would also be of benefit to provide such improvement with a receiver having a minimum of additional hardware requirements.

BRIEF DESCRIPTION OF THE DRAWINGS

The features of the present invention, which are believed to be novel, are set forth with particularity in the appended claims. The invention, together with further
5 objects and advantages thereof, may best be understood by making reference to the following description, taken in conjunction with the accompanying drawings, in the several figures of which like reference numerals identify identical elements, wherein:

FIG. 1 is a schematic diagram of a multi-band positioning receiver, in
accordance with the present invention;

10 FIG. 2 is a schematic diagram of a reconfigurable IF processor, in accordance with the present invention;

FIG. 3 is a schematic diagram of a fixed-band IF processor, in accordance with the present invention;

15 FIG. 4 is a schematic diagram of a preferred embodiment of a multi-band positioning receiver, in accordance with the present invention; and

FIG. 5 is a graphical representation of the operable RF and IF frequency bands of the embodiment of FIG. 4.

20 DETAILED DESCRIPTION OF EMBODIMENTS OF THE INVENTION

The present invention describes an electronically reconfigurable downconverter receiver apparatus for a multi-band positioning receiver, which can select and downconvert any two or more baseband signals, from two or more RF carrier bands. With four or more different satellite positioning frequencies available for civilian use by the year 2010, the ideal civilian positioning receiver may be one with two downconversion channels, which can be set to any of the of the available frequencies. The reconfigurable downconverter of the present invention, as described herein, can provide this functionality. The downconverter is used with a fixed RF synthesizer and a fixed wideband RF input, wherein all selection and reconfiguration

is done at IF frequencies. Advantageously, this apparatus minimizes the power consumption and hardware required.

Referring to FIG. 1, the reconfigurable downconverter 10 consists of a fixed RF mixer 12, with RF input received from a wideband RF front-end 28, which can receive any of the Galileo or GPS frequencies from approximately 1176.45 MHz to approximately 1575.42 MHz. The RF mixer 12 is driven by a fixed frequency local oscillator signal 34 produced by a fixed frequency synthesizer 18. The downconverted IF signal 32 is then further downconverted, filtered, amplified and sampled by two or more IF processors 14, depending on how many signals are required simultaneously. At least one of the IF processors 14 is reconfigurable for different frequency bands. The outputs of the reconfigurable downconverter are the baseband samples 22 of the desired frequency bands.

Also included in the reconfigurable downconverter 10 is a programmable frequency divider 16 which produces all the clock signals 30 required for the IF processors 14 and IF processing. A position processor 24 provides control signals 26 that are used to select the frequency band and change the functionality of the reconfigurable IF processor(s) 14 and the programmable frequency divider 16. These control signals 26 can be set dynamically by the position processor hardware and/or can be set by the software that controls the position processor. The position processor identifies the satellites for each band selected by matching the PRN codes, decodes the data transmitted by the satellites and computes position. The synthesizer 18, RF Mixer 12 and all RF circuitry 28 in front of the mixer remain unchanged for different frequency bands. It is assumed that the antenna, filters, and low-noise amplifier (LNA) 28 in front of the mixer 12 are either wideband or multi-band elements.

Referring to FIG. 2, a reconfigurable IF processor 14 consists of an image-reject mixer 102 with adjustable polyphase filter, one or more IF filters 100, 104 with variable bandwidth and frequency, a variable gain amplifier 106, an A/D converter 108 with variable sample-rate capability, and a decimator 111 with programmable decimation ratios. If a fixed IF processor 14 is used, it will consist of an image-reject mixer 112, one or more IF filters 110, 114, variable gain amplifier 116, A/D converter 108, and decimator 121, as illustrated in FIG. 3.

The reconfigurable IF processor of FIG. 2 can be easily implemented in modern integrated circuit technology using BiCMOS or CMOS process technology. The first filter 100 is preferably a lowpass filter, which needs to filter higher frequency mixing products from the first mixer. The cutoff frequency of the first filter 100 will be slightly higher than the first IF frequency, F_{IF1} . This lowpass filter 100 may be a simple passive or active RC filter, which can switch between different capacitor or resistor values depending on the configuration signal SEL.

The image-reject mixer 102 consists of two double balanced mixers to produce a second IF in the range of about 4 to 20 MHz. The IR mixer is driven by the I-phase and Q-phase of the local oscillator signal, CLK_A . The mixer 102 has input and output bandwidths wide enough to cover the range of the GPS and Galileo frequencies desired. The IR mixer is needed due to the wideband front end passing the signal of interest along with image frequencies. The double balanced mixers are followed by a polyphase filter and combiner. The polyphase filter may be a simple passive RC polyphase, with as many orders as is required to meet the image rejection and bandwidth requirements of the receiver. The polyphase frequency can be adjusted by the switching resistors or capacitors in the polyphase, as controlled by SEL. In operation, the polyphase filter shifts (rotates) the phase of the signal such that the combiner adds the frequency of interest and cancels the image frequency.

The image reject mixer 102 is followed by a higher order multi-pole bandpass filter 104 centered at the second IF frequency, F_{IF2} . The bandwidth of the filter 104 is selected depending upon the bandwidth of the positioning signal code. For example; the GPS L1/CA code with chip rate of about 1 Mbit/s, would require a minimum filter bandwidth of 2 MHz; whereas the GPS L5 code, with chip rate of about 10 Mbit/s would require a minimum filter bandwidth of 20 MHz. The actual bandwidth, which may be greater than the minimum bandwidth, will depend on the receiver requirements, as this filter usually sets the noise bandwidth of the receiver, and on the alias frequencies due to sampling, which need to be rejected. The alias frequencies are determined by the ratio of F_{IF2} to CLK_B . Although there are many possible topologies for implementation of the bandpass filter, a Gm-C topology may be most optimal since it is easily tunable by Gm.

The variable gain amplifier 106, A/D converter 108, and decimator 111 form a gain control loop which regulates the total gain in the receiver chain. The A/D converter 108 is designed to handle the maximum sampling frequency required. The decimator 111 reconfiguration involves simple reconfiguration of the digital logic that decimates and averages the samples from the A/D converter 108. Note that because the GPS and Galileo signals are spread-spectrum signals below the noise floor of the receiver, the gain control loops operates on amplified noise and not on the actual strength of the position signals. In effect, the decimator determines the noise power incident at the A/D converter and provides a feedback control signal back to the VGA 106 to maintain the A/D input power to a preset level. The decimator 111 is reconfigured by the SEL signal to decimate the signal differently depending upon the second IF frequency, CLK_B , and the chip-rate of the positioning signal selected. CLK_B is set to provide the proper ratio to obtain the I and Q samples of the signal in order to simplify processing. For example, a 16 MHz CLK_B will be able to detect the I and Q samples of a 4 MHz second IF frequency.

In practice, and referring to FIG. 4, the present invention provides a practical frequency plan and receiver configuration capable of downconverting four RF frequencies bands, including three GPS signals (L1, L2, L5) and three Galileo signals (E5a, E5b, E2). Note that L1 and E2 share the same frequency, as do L5 and E5a, as shown below in Table 1. The frequencies are also listed in units of $f_0 = 1.023$ MHz, which is an integer divisor of all carrier frequencies and chip rates of GPS and Galileo signals. For the remainder of this section, frequencies will be expressed in units of f_0 , for simplicity.

Table 1
Input Frequencies

Band Name/s	Frequency (MHz)	Frequency (f_0)
L1/E2	1545.42	1540
L2	1227.60	1200
L5/E5a	1176.45	1150
E5b	1207.14	1180

In a preferred embodiment, the downconverter uses two reconfigurable IF processors. The first IF processor for downconverting L1/E2 or L5/E5a signals, and

the second IF processor for downconverting L2 or E5b signals. Thus, the receiver has four different modes, each of which can handle two signals simultaneously, as show in Table 2. The modes are selected by a two-bit control signal SEL<0:1>.

Table 2
Selection Modes

SEL<0>	SEL<1>	Bands
0	0	L1/E2 and L2
1	0	L5/E5a and L2
0	1	L1/E2 and E5b
1	1	L5/E5a and E5b

It should be noted that L1 and L2 signals have a chip-rate of $1f_0$, whereas L5, E5a and E5b have chip-rate of $10f_0$. Thus, the SEL<0:1>=00 mode will have the lowest power consumption, whereas the SEL<1:1> mode will offer the best performance with higher power consumption. E5a and E5b are designed to minimize code noise when used simultaneously. If only one frequency band is required, as in a strong signal environment, the IF processor hardware for the other band can be turned off to save power.

The synthesizer's output frequency is fixed at $1334f_0$, which is also the fixed local oscillator frequency for the first mixer. The synthesizer may be a conventional PLL synthesizer or a fractional-N synthesizer. The frequency of $1334f_0$ is carefully selected to minimize complexity and power consumption of the receiver: the required clocks (CLK_{1A}, CLK_{1B}, CLK_{2A}, CLK_{2B} ... CLK_{xn}) are generated by simple integer divisions of the $1334f_0$ signal. The dividers required are illustrated in FIG. 4, along with all IF and CLK frequencies. All frequencies denoted on FIG. 4 are in units of f_0 . Note that the 2nd IF frequencies for each IF processor are close enough so that the center frequency of the bandpass filters does not need to be tunable; only the bandwidth need be tunable. The low pass filters used in front of the image-reject mixer could be fixed if the rejection does not need to be optimum. The frequency plan for all four modes is detailed in Table 3.

Table 3
Frequency Plan (frequencies in units of $f_0 = 1.023$ MHz)

Band	F_{RF}	F_{LO}	F_{IF1}	CLK_A	F_{IF2}	CLK_B
L1/E2	1540	1334	206	166.75	39.25	83.375
L2	1200	1334	134	148.22	14.22	55.585
L5/E5a	1150	1334	184	222.33	38.33	83.375
E5b	1180	1334	154	166.75	12.75	55.585

5

Since the magnitude of clock signals in the downconverter are much larger than the position codes of the chosen satellite system, which are buried in the noise floor, the clock frequencies must be carefully chosen to avoid jamming any of the IF bands by any clock harmonic. The codes and therefore IF bands for the L1 and L2 signals are $2f_0$ wide null-to-null, centered on the L1 and L2 frequencies, whereas the codes/IF-bands for the L5, E5a and E5b signals are $20f_0$ wide null-to-null, centered on their respective frequencies.

10

A spurious analysis was done for the frequency plan represented in FIG. 4 and Table 3. The results are graphically represented in FIG. 5 for the RF, 1st IF, and 2nd IF frequencies. The spurs 130 are the harmonics of all clock signals. Note that the only possible contention is the spur 131 at $148.22 f_0$ in the E5b IF1 band, and the spur 132 at $1185.78 f_0 (= 8 \times 148.22 f_0)$ in the E5b RF band. However, the $148.22 f_0$ clock is only used when the lower IF processor in FIG. 4 is tuned to L2, and in that case E5b is not being used, so these spurs 131, 132 do not pose a problem.

15

Advantageously, electronically reconfigurable IF processing minimizes the hardware duplication that would otherwise be required for multiple frequency bands. This becomes increasingly important as the number of frequencies increases beyond two frequencies, which cannot be addressed by the prior art. The reconfigurable IF processors also enable automatic selection of the frequency bands by the digital processor. Using this feature the processor can optimize performance and power depending on the user location and needs. No tuning of the synthesizer VCO is necessary to switch between different frequency bands, providing a stable synthesizer with well defined spurious characteristics, and no settling time required between frequency band changes. In the present invention, the chosen VCO frequency enables

20

25

all necessary clocks and LO signals to be derived from the synthesizer frequency using simple integer dividers, which minimizes power consumption and hardware.

While the present invention has been particularly shown and described with reference to particular embodiments thereof, it will be understood by those skilled in the art that various changes may be made and equivalents substituted for elements thereof without departing from the broad scope of the invention. In addition, many modifications may be made to adapt a particular situation or material to the teachings of the invention without departing from the essential scope thereof. Therefore, it is intended that the invention not be limited to the particular embodiments disclosed herein, but that the invention will include all embodiments falling within the scope of the appended claims.

CLAIMS:

What is claimed is:

1. A reconfigurable downconverter for a multi-band receiver comprising:
5 a fixed RF mixer operable to accept a predetermined wide range of frequencies
and output a downconverted IF signal;
a fixed frequency local oscillator coupled to the RF mixer; and
at least one IF processor coupled to the RF mixer, the IF processor operable to
further downconvert the downconverted IF signal from the RF mixer to at least
10 one baseband signal, the at least one IF processor being reconfigurable for
different RF frequency bands.
2. The apparatus of claim 1, further comprising a programmable frequency divider
that produces all the clock signals required for the at least one IF processor.
15
3. The apparatus of claim 1, further comprising a position processor coupled to the
downconverter, the position processor providing control signals that are operable to
select an operating frequency band of the downconverter.
- 20 4. The apparatus of claim 3, wherein the control signals are operable to
reconfigure the functionality of the at least one IF processor and to program the
programmable frequency divider.
5. The apparatus of claim 1, further comprising an RF synthesizer with fixed VCO
25 frequency and a fixed wideband RF input coupled to the downconverter, wherein all
frequency band selection and IF processor reconfiguration is done at IF frequencies.
6. The apparatus of claim 1, wherein a reconfigurable IF processor consists of an
image-reject mixer with adjustable polyphase filter, a variable gain amplifier, at least
30 one IF filter with variable bandwidth and frequency, an A/D converter with variable
sample-rate capability, and a decimator with programmable decimation ratios.

7. The apparatus of claim 1, wherein a fixed IF processor consists of an image-reject mixer, a variable gain amplifier, at least one IF filter, an A/D converter, and a decimator.

5

8. The apparatus of claim 1, wherein the range of frequencies encompasses the operational frequencies of both the GPS and Galileo positioning systems.

9. The apparatus of claim 1, wherein the receiver is a positioning receiver using positioning signals transmitted by satellites.

10

10. A reconfigurable downconverter for a multi-band positioning receiver comprising:

an RF mixer operable to accept a predetermined wide range of frequencies and
output a downconverted IF signal;
a fixed frequency local oscillator coupled to the RF mixer;
a plurality of IF processors coupled to the RF mixer, the IF processors operable to
further downconvert the downconverted IF signal from the RF mixer to a
plurality of baseband signal, the plurality of IF processors being reconfigurable
for different frequency bands; and
a programmable frequency divider that produces all the clock signals required for
the plurality of IF processors.

15

20

11. The apparatus of claim 10, further comprising a position processor coupled to the downconverter, the position processor providing control signals that are operable to select an operating frequency band of the downconverter and to reconfigure the functionality of the plurality of IF processors and to program the programmable frequency divider.

25

12. The apparatus of claim 10, further comprising a fixed RF synthesizer and a fixed wideband RF input coupled to the downconverter, wherein all frequency band selection and IF processor reconfiguration is done at IF frequencies.

30

13. The apparatus of claim 10, wherein the reconfigurable IF processors consists of an image-reject mixer with adjustable polyphase filter, a variable gain amplifier, at least one IF filter with variable bandwidth and frequency, an A/D converter with
5 variable sample-rate capability, and a decimator with programmable decimation ratios.

14. The apparatus of claim 10, wherein the range of frequencies encompasses the range from about 1100 MHz to about 1600 MHz.

10

15. A multi-band positioning receiver comprising:
a fixed RF synthesizer;
a fixed wideband RF input;
a reconfigurable downconverter coupled to the synthesizer and RF input, the
15 downconverter comprising:
an RF mixer operable to accept a predetermined wide range of frequencies and
output a downconverted IF signal,
a fixed frequency local oscillator coupled to the RF mixer,
a plurality of IF processors coupled to the RF mixer, the IF processors
20 operable to further downconvert the downconverted IF signal from the RF
mixer to a plurality of baseband signal, the plurality of IF processors being
reconfigurable for different frequency bands, and
a programmable frequency divider that produces all the clock signals required
for the plurality of IF processors; and
25 a position processor coupled to the downconverter, the position processor
providing control signals that are operable to select an operating frequency
band of the downconverter and to reconfigure the functionality of the plurality
of IF processors and to program the programmable frequency divider, wherein
all frequency band selection and IF processor reconfiguration is done at IF
30 frequencies.

16. The apparatus of claim 15, wherein the reconfigurable IF processors consists of an image-reject mixer with adjustable polyphase filter, a variable gain amplifier, at least one IF filter with variable bandwidth and frequency, an A/D converter with
5 variable sample-rate capability, and a decimator with programmable decimation ratios.

17. The apparatus of claim 15, wherein the range of frequencies encompasses the range from about 1100 MHz to about 1600 MHz.
10

18. The apparatus of claim 15, wherein the local oscillator signal coupled to the RF mixer is approximately $1334f_0$, where $f_0 = 1.023$ MHz.






FIG. 1

2/4

**FIG. 2****FIG. 3**





FIG. 4

4/4

**FIG. 5**