

(19) World Intellectual Property Organization  
International Bureau



(43) International Publication Date  
15 November 2007 (15.11.2007)

PCT

(10) International Publication Number  
**WO 2007/128705 A1**

(51) International Patent Classification:  
*B81C 1/00* (2006.01) *F04B 43/04* (2006.01)

(74) Agent: **POULIN, Gérard**; Brevaux, 3, rue du Docteur Lancereaux, F-75008 Paris (FR).

(21) International Application Number:  
PCT/EP2007/054106

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, SV, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(22) International Filing Date: 26 April 2007 (26.04.2007)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:  
06 51511 28 April 2006 (28.04.2006) FR  
60/838,814 17 August 2006 (17.08.2006) US

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, LV, MC, MT, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

(71) Applicant (for all designated States except US): **TRONIC'S MICROSYSTEMS** [FR/FR]; 55, rue du Pré de l'Herme, F-38920 Crolles (FR).


(72) Inventors; and

(75) Inventors/Applicants (for US only): **COLLET, Joël** [FR/FR]; 51, impasse du Luquet, F-38410 Saint Martin d'Uriage (FR). **NICOLAS, Stéphane** [FR/FR]; 11, allée des Etangs, F-38240 Meylan (FR). **PISELLA, Christian** [FR/FR]; 360, chemin du Mollard, F-38140 Beaucroissant (FR).

Published:  
— with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: PROCESS FOR COLLECTIVE MANUFACTURING OF SMALL VOLUME HIGH PRECISION MEMBRANES AND CAVITIES



(57) Abstract: The invention relates to a process for collective manufacturing of cavities and/or membranes (24), with a given thickness d, in a wafer said to be a semiconductor on insulator layer, comprising at least one semiconducting surface layer with a thickness d on an insulating layer, this insulating layer itself being supported on a substrate, this process comprising: - etching of the semiconducting surface layer with thickness d, the insulating layer forming a stop layer, to form said cavities and/or membranes in the surface layer.



WO 2007/128705 A1

**PROCESS FOR COLLECTIVE MANUFACTURING OF SMALL VOLUME  
HIGH PRECISION MEMBRANES AND CAVITIES**

**DESCRIPTION**

**TECHNICAL DOMAIN AND PRIOR ART**

The invention relates to the field of collective manufacturing of cavities or membranes or micropumps, with high precision dimensional control.

The invention is applicable particularly to manufacturing of components made of a semiconducting material, for example silicon requiring a precise volume control, useful for micro-fluidic and micro-pneumatic applications.

The invention can be used in microfluidics to make micro-pumps and membranes to control the input of micro-volumes of liquids, for example of the order of a nanolitre or picolitre.

Another application of the invention is manufacturing of devices for the controlled reproducible and high precision distribution of small quantities of liquid or gas products, particularly for proportioning of products in quantities measured in micro-litres or nano-litres or less.

Such fluidic components are disclosed in documents DE 19719861 and DE 19719862.

At the present time, cavities and membranes in silicon devices are made from silicon plates by dry or wet etching. Values of membrane and cavity thicknesses are directly dependent on the initial silicon wafer (its thickness and the tolerance on this

thickness) and on the etching process used (etching speed, process uniformity).

To achieve a high precision of the order of one micron on etched thicknesses of several tens to  
5 several hundreds of microns, such a process requires measurements throughout the manufacturing period on a wafer (process uniformity) and from wafer to wafer (uniformity of wafer thicknesses and the process). This leads to a high manufacturing cost due to the need to  
10 carry out precision checks many different times and with high precision instruments.

Therefore, due to tolerances on wafer thicknesses and the process, high precision is only possible if the wafers are treated individually with  
15 frequent checks and with the risk of a reduction in the manufacturing success rate if the process is not sufficiently uniform.

Therefore, the problem that arises is that wafers have to be treated individually.

20 With the known process, collective batch manufacturing for devices that require very tight thickness tolerances (of the order of one  $\mu\text{m}$ ) is impossible. This is due to non-homogeneity of the etching process and non-homogeneity of the thickness of  
25 semiconducting wafers (on one wafer and from wafer to wafer).

A first problem that this invention is intended to solve is to find a process capable of treating wafers collectively.

30 The known technique also requires that precise repeated dimensional checks are carried out on

each of the wafers during the etching process. This type of check provides a means of determining the etched thickness and thus determining the remaining etching time to achieve the required thickness. Such a process must also be iterative to prevent speed variation effects due to the etching process used.

Furthermore, any sudden variation in the process can cause loss of the wafer. In particular, considering that it is a process based on the etching time, any sudden variation in the process (etching speed and/or etching homogeneity on the wafer) can result in an extra thickness above the specified thickness. The wafer will then be outside specification and rejected.

Therefore, this technique suffers from serious defects for mass production based on a collective batch process. Manufacturing of membranes and cavities for which tolerances are very tight (ultra precise control over valve opening pressures and cavity volumes in the above-mentioned application) is highly dependent on the homogeneity and reproducibility of the etching process used. Furthermore, the tolerance on the thickness of semiconducting wafers is additional to the non-homogeneity inherent to known manufacturing processes.

#### **PRESENTATION OF THE INVENTION**

The invention is intended to solve these problems.

It provides a process of manufacturing membranes and/or cavities with a precisely controlled

thickness, in particular either collectively or in batches.

It relates firstly to a process for manufacturing at least one cavity and/or membrane with  
5 a given thickness, comprising:

- selection of a wafer comprising a semiconducting surface layer with thickness  $d$  on an insulating layer, the insulating layer itself being supported on a substrate; for example it may be an SOI  
10 or double SOI wafer,

- etching of the surface layer, the insulating layer forming a stop layer to form said cavity and/or membrane in the surface layer.

Said cavity and/or membrane form means for  
15 introducing a fluid to closed or semi-closed volumes.

According to the invention, one or several wafers of specific materials, of the silicon on insulator (SOI) type, or more generally a "semiconductor on insulator" type, are used. In  
20 particular, SOI wafers obtained by epitaxy, or more generally standard SOI wafers obtained conventionally by bonding can be used.

The semiconducting layer, for example made of silicon in the case of an SOI, on an SOI wafer or on  
25 a wafer comprising a semiconducting surface layer with thickness  $d$  on an insulating layer itself supported on a substrate, has a controlled and precise thickness over the entire wafer. This is also the case for a batch of wafers, and from batch to batch. The thickness  
30 precision (presently of the order of one  $\mu\text{m}$  or less than one  $\mu\text{m}$ ) is greater than or equal to the precision

required for manufacturing of precision devices. The result is that the cavity or membrane made does not require any dimensional control after etching. Furthermore, the process does not require any control  
5 over the etching speed, since etching is stopped when the stop layer is reached.

A mask may be positioned on or above the surface layer, before etching.

Several cavities or membranes may be made  
10 using the invention starting from a set of wafers.

These wafers can then be positioned and then assembled to form high precision closed or semi-closed volumes. One of the dimensions (commonly called the depth) is controlled by the thickness of the  
15 surface layer, while the other two dimensions (commonly called the width and the length) of the volume are controlled, for example by the mask of the etching process.

These wafers may be assembled directly or  
20 indirectly, with or without the addition of an intermediate material. The assembly may be of the molecular bonding type.

The invention thus also concerns a process for manufacturing, preferably collectively, of cavities  
25 and/or membranes and/or micro pumps, comprising a process being performed according to the invention, for each wafer in a batch of wafers.

The invention also relates to a process for manufacturing a micro-valve comprising:

30 - the formation of at least one seat of said micro-valve in a semiconducting layer of a first

semiconductor on insulator wafer, using the process according to the invention,

- the formation of at least one membrane of said micro-valve in a semiconducting layer of a second semiconductor on insulator wafer, using the process according to the invention,

- assembly of the first and second wafers through their front faces, so as to position the membrane on the seat.

Such a process can also comprise:

- the formation in at least the first wafer, of at least one membrane and at least one seat in the surface layer of the semiconducting material of this wafer, and at least one seat and at least one membrane in the surface layer of semiconducting material of the second wafer,

- assembly of the first and second wafers through their front face, forming at least two micro-valves.

There may also be a step to make a cover in a third wafer, for example also an SOI type wafer, and a step to assemble this cover with at least one micro-valve. The cover may include at least one membrane. Membrane activation means, for example piezoelectric or electrostatic or pneumatic or magnetic means, may be made. The membrane may be delimited by two cavities made in the third wafer.

Due to the precision resulting from the use of one or a batch of SOI type wafers, a process according to the invention is particularly suitable for making membranes and cavities.

An assembly of wafers to each other using a transfer process from one of the wafers to the other by direct or indirect bonding, with or without the addition of an intermediate material, for example by molecular bonding, provides a means of making closed or semi-closed volumes, to which access is controlled by valves (with controlled thickness, made by a process according to the invention), and for which the volume can be varied by taking action on a membrane (with a thickness that is also controlled, made using a process according to the invention).

The moving elements (valves, flexible membranes, etc.) may be made using the described process on any wafer in the final stack and thus enable placement of these mobile elements inside the closed or semi-closed volume formed. This makes it possible to manufacture complex devices for which the mobile elements may be controlled by mechanical or electrical or magnetic or pneumatic or hydro-pneumatic type motor elements.

The thickness of the membranes and/or valves provides a means of controlling their stiffness, and the thickness of the cavities controls one of the dimensional parameters of the volume formed. This stiffness defines the volume displaced for a given mechanical action, or the pressure threshold at which the valves close or open.

The other two dimensions of the volume or the membranes and valves may be controlled by the masking step, for which the precision is much better than one  $\mu\text{m}$ . For example the masking techniques used

are the microelectronic techniques for which precisions of the order of 1/10  $\mu\text{m}$  or even less are already possible.

The invention also relates to a micro-valve type device, comprising:

- at least one seat of said micro-valve in a semiconducting layer in a first SOI wafer,
- at least one membrane of said micro-valve in a semiconducting layer in a second SOI wafer,
- the first and the second wafers being assembled such that said membrane is supported in an inactive position on said seat.

Such a device may comprise at least two micro-valve seats in said semiconducting layer of said first SOI wafer, and at least two micro-valve membranes in a semiconducting layer of the second SOI wafer.

According to another embodiment, such a device may also comprise a cover, made for example in a third wafer, forming a fluid circulation chamber with the two assembled wafers. This chamber may be delimited by a membrane made in the cover. For example said cover can be assembled with a micro-valve obtained by a process according to the invention.

Means of activation of the membrane may be provided, these activation means possibly being arranged in a cavity adjacent to the membrane.

All functions of a device according to the invention can be obtained by the assembly of several wafers.

Mechanical actions (cutting) can then be done to separate parts from each other and to adjust

their dimensions, guaranteeing that no pollution will enter the closed or semi-closed volume formed, and without damaging mobile elements of the device (for example the valve).

5 Etching of the semiconductor (upper film or lower film) is preferably performed on batches of several wafers without carrying out any intermediate dimensional check. The buried oxide layer acts as an etching stop layer and the dimensions of the cavity  
10 and/or membrane formed are fixed solely by the thickness of the etched semiconducting film. The dimensions of the created structures are thus limited by the specifications of the manufacturer of the semiconductor on insulator wafers, and particularly by  
15 the thickness homogeneity of these wafers.

#### **BRIEF DESCRIPTION OF THE DRAWINGS**

- Figures 1A - 1I show a first embodiment of a process according to the invention,  
- figures 2A - 2I show a second embodiment  
20 of a process according to the invention,  
- figures 3A - 3F show a third embodiment of a process according to the invention,  
- figures 4A - 4J show a fourth embodiment of a process according to the invention, in double SOI  
25 technology.

#### **DETAILED DISCLOSURE OF PARTICULAR EMBODIMENTS**

A first embodiment of the invention will be discussed with reference to figures 1A - 1E.

Starting from a wafer 2 (figure 1A) such as  
30 an SOI or more generally a wafer 4 of a semiconducting

material on an insulating layer 6, the assembly being supported on a substrate 8, the invention can be used to make cavities and/or membranes with very well controlled dimensions, particularly for the thickness d.

For example, SOI structures are disclosed in document FR 2681472.

The wafer 2 may be of the SOI (Silicon on Insulator) type or a derivative (double SOI or EPI SOI), or more generally a semiconductor on insulator, for which the thickness d of the semiconductor surface film 4 is adapted to the needs of the device (thickness d and tolerance).

Typically, for example, the surface layer 4 made of silicon or another semiconducting material may have a thickness d equal to about 100 nm to 100  $\mu\text{m}$ , while the thickness of the layer 6 is of the order of a few hundred nm or more, for example between 100 nm and 2  $\mu\text{m}$ . The thickness d is very well controlled during manufacturing of the wafer, for example within  $\pm 1 \mu\text{m}$ .

A material 10, 10' (for example silicon nitride or a metal or an oxide or a resin, etc.) designed to form a mask for the subsequent etching steps, is deposited (figure 1B) on each side of the wafer 2. This material is structured according to first patterns, and the semiconducting film 4 is etched using a dry or wet etching process (figure 1C) to transfer said patterns 12 into the layer 4, the layer 6 forming the etching stop layer. This technique is used to etch the required patterns in the layer 4, with the required thickness determined by the thickness d of the layer 4.

A check of this thickness after manufacturing is unnecessary because this check is done by the choice of the thickness  $d$  of the layer 4. Similarly, there is no need to control the etching speed because etching stops  
5 when the stop layer is reached.

The masking step controls two of the dimensions of the cavity or the membrane in the plane of the wafer 2 (this plane is perpendicular to the plane of the figure). The precisions of the masking  
10 techniques are of the order of tenth of  $1\ \mu\text{m}$  or less.

The initial thickness of the layer 4 itself controls the precision of the etched patterns along a direction  $zz'$  perpendicular to the wafer 2.

These operations may be repeated or may be  
15 done simultaneously and therefore collectively, on one wafer or even on several wafers in a batch of wafers.

In figure 1F, the patterns 20 obtained were made in the layer 4 and therefore benefit from the precision of this layer along the  $zz'$  direction and the  
20 precision of the masking technique. They delimit one or several cavities 21 that are therefore also formed in the same layer with the same advantages in terms of precision.

The same operations can be carried out on  
25 the other face of the wafer (the back face) if necessary (figure 1E). Firstly, (figure 1D) a layer 14 of material 10 was deposited on the front face to protect it when the back face is being etched.

The etching step of the back face leads to  
30 the formation of patterns or cavities 12' in the

substrate 8 (or "bulk"), the layer 6 possibly acting as the etching stop layer.

The nitride layers 14 on the front face and on the oxide layers 10' on the back face are then eliminated (figure 1F).

Another example component that can be made in the surface layer 4, from a semiconducting material, on a wafer 22 (with a structure similar to wafer 2), is a membrane 24.

Such a membrane 24 is shown in the top part of figure 1G, and this membrane also benefits from the precision resulting from very good control over the thickness of this layer 4 and the precision of the etching masks. This membrane 24 is obtained by performing operations in the wafer 22 similar to those described above to make the cavities 21 and patterns 20 on the front face of the wafer 2, and to make the cavity 12' on the back face of this same wafer 2. The difference is in the form of the mask used, but the resulting precision is identical.

An example of a micro-fluidic device made using the process according to the invention is shown in figure 1I.

Such a component also comprises at least one valve seat 20 or a valve, and at least one membrane 24 supported on this seat.

Each of these two elements is made in the semiconducting surface layer of an SOI type substrate using the process explained above. Therefore the thickness of each of them is determined by the thickness of this surface layer, the precision of which

may be high (for example be of the order of a few tenths of 1  $\mu\text{m}$ , for example 0.5  $\mu\text{m}$ ).

Such a device can allow a fluid micro-volume to circulate applying a thrust P indicated in figure 1I, this thrust P possibly lifting the membrane 24 and allowing said micro-volume to pass from zone I to zone II. Such a micro-volume may for example of the order of a few picolitres or a few nanolitres.

The procedure described above is used to make such a device, both to make the part containing the seat 20 and the part containing the membrane 24.

The result thus obtained (figure 1F) is a first part of the device defining the seat 20 of a valve. The surface layer 4 did not have to be thinned for the formation of this seat or this valve, and the layer thickness was chosen to correspond to the thickness of the SOI.

Figure 1F shows a single seat 20, but as mentioned above, a process according to the invention can be used to collectively make a plurality of seats on the surface of a wafer or several wafers.

The other wafers in the assembly may be prepared using the same process as that used on the first wafer, or a similar process.

Thus, a second wafer 22 may have been etched on the front face and then on the back face, so as to define a membrane 24 (formed in the manner already described above) that can act as a valve (figure 1G). The seat 20 of this membrane is defined by patterns exposed during etching of the front face of the first wafer 2.

The wafers thus obtained are assembled using a direct or indirect transfer technique, with or without the addition of intermediate material (figures 1G and 1H). The volume produced may be precise, due to  
5 the assembly of semiconducting wafers with alignment (along the xx' axis, substantially parallel to the principal plane of SOI wafers) between each of the wafers with a precision of the order of 2 to 5  $\mu\text{m}$ .

The product obtained may be reworked by  
10 etching processes or by mechanical processes (thinning, planing, etc.) so as to obtain the final structure. Thus the substrate 28 is thinned in figure 1I. But these thinning steps do not concern elements of the device for which the precision remains fixed by the  
15 choice of the thickness of the surface layer of SOI.

Therefore the result is a valve that can be activated by a fluid. The actuation thrust P of the membrane 24 is determined by the characteristics of the material from which this membrane is made, its  
20 thickness and its lateral dimensions. The thickness is controlled by the thickness of the initial surface semiconducting layer, for example within 0.5  $\mu\text{m}$ .

The invention is not limited to the use of standard SOI (for example thin silicon - buried oxide -  
25 thick silicon) but may be applicable to any similar product (e.g. Double SOI: thin silicon - buried oxide - thin silicon - buried oxide - thick silicon). The buried oxide layer may be replaced by any other dielectric material (for example nitride). Materials  
30 other than silicon can be used, for example SiGe.

SOI wafers may be standard wafers, in other words bonded. According to one advantageous option within the scope of the invention, an EPI-SOI wafer is used, in other words a wafer in which the surface layer 4 is obtained by epitaxial growth, that offers even better thickness control than a standard SOI wafer.

Another example of a process for making a micro-fluidic device according to the invention is shown in figures 2A - 2I.

This shows an example of an SOI, knowing that semiconductors other than silicon can be used.

In such a process, patterns defining one or several seats 20, 20', and patterns defining one or several membranes 24, 24' are made in each wafer. Thus, figure 2I shows a device comprising two assemblies, each provided with a seat 20, 20' and a membrane 24, 24' supported on this seat in the rest position.

A process for manufacturing such a device will now be described.

The first step is to select a first SOI wafer 2 (figure 2A). Once again, the thickness of the surface layer 4 is defined according to needs, and its precision may be of the order of a few tenths of a  $\mu\text{m}$ , for example 0.5  $\mu\text{m}$ .

Two layers 10, 10', for example nitride  $\text{Si}_3\text{N}_4$ , are then formed, on the front and back face of this wafer (figure 2B).

The layer 4 is etched on the front face of the wafer 2 to define patterns 12, 32, and therefore patterns or pads and cavities forming firstly at least one future seat and secondly a cavity delimiting at

least a future membrane (figure 2C); the assembly can then be covered once again with a layer 14 of material 10 which once again performs a protective layer function (figure 2D).

5                   A back face etching is used to form one or several cavities 12', 32' in the substrate 8 (figure 2E); the nitride or oxide layers 14, 10' are then eliminated to expose the membrane(s) 24 and the seat(s) 20 (figure 2F).

10                   A thinning and/or polishing step can then be performed.

                  The next step is to align two wafers with respect to each other, the front faces (on which the surface layer 4 of semiconducting material is located) facing each other. The relative positioning may be done laterally within  $\pm 2 \mu\text{m}$ . The second wafer 2' was selected based on criteria similar to those used for the wafer 2, and particularly in terms of precision of the thickness of the semiconducting surface layer. A treatment similar to the first wafer 2 was applied to it.

20                   The wafers thus obtained are assembled (figure 2H) using a direct or indirect transfer technique, with or without the addition of intermediate material. The volume made may be precise due to the assembly of semiconducting wafers, with a precision of the alignment between each of the wafers of the order of 2 to 5  $\mu\text{m}$ .

30                   A thinning and/or polishing step may then also be performed in this case.

The product obtained may possibly be reworked by etching processes or by mechanical processes (thinning, planing of one and/or both "bulk" substrates) so as to obtain the final structure (figure 2I). This structure comprises at least two valves 24, 24', through which a fluid can circulate under pressure to lift the membrane of the corresponding seat 20, 20'.

This example in figures 2A and subsequent figures shows compatibility of the process with collective working on a single wafer, since several zones can be made in the surface layer of the same semiconducting material 4 with the same precisions (see figure 2C).

Figures 3A - 3F show another embodiment of a process according to the invention, in which a cover 80 is also made that will be assembled, for example with a device like that shown in figure 2I.

In an SOI wafer 52, comprising a surface layer 54 of semiconducting material, a dielectric layer 56 and a substrate 58 (or "bulk"), patterns define one or several cavities 62, 62', on the front and/or back face delimiting a membrane 64 between them.

The layers 70, 70' shown in figures 3A - 3D are layers made for example of nitride, similar to layers 10, 10' in figure 1C. These figures show chaining of the steps used to make the cover.

A piezoelectric material 65 may be deposited in the cavity 62 made in the cover (figure 3D).

The assembly thus obtained may be placed facing a device like that shown in figure 2I (figure

3E), and then be assembled with this device, for example by bonding (figure 3F). A chamber 71 can thus be formed between the two elements thus assembled, so as to allow a fluid to circulate from a site of a first valve 24' to a site of a second valve 24.

The result is a pump or a micropump type device in which the membrane 64 can be activated, for example by piezoelectric or electrostatic or magnetic or pneumatic means. Such means may be housed in the cavity 62. For example, this activation can be used to create a negative pressure in the chamber 71, that in turn leads to activation of the membrane 24', that lifts off its seat 20 allowing a micro-volume of fluid to pass through, for example of the order of a few picolitres or a few nanolitres.

Actuation of the membrane 64 in the reverse direction provides a means of circulating the fluid in the chamber 70, to a second site of a second valve 24 that it forces open when its pressure is sufficiently high.

Another embodiment of the invention will be described with reference to figures 4A - 4J.

In this case, the objective is to use a "double SOI" type wafer 400 or more generally a double semiconductor on insulator type wafer comprising two films 404, 440 of semiconducting materials each with an adapted thickness. As shown in figure 4A, a double SOI structure comprises a first layer 404 of semiconducting material, for example monocrystalline silicon, under which there is a first buried layer 406 of insulator, for example silicon dioxide. The precision of the

thickness of the layer 404 is the same as the precision of layer 4 in figure 1A, which will have the same advantages as those explained above, namely a guaranteed precision for every component (membrane or cavity) made in this layer by an etching process, the layer 406 acting as a stop layer.

This buried layer 406 is itself supported on a second layer 440 of a semiconducting material, for example monocrystalline silicon, which is itself supported on a second buried layer 446 of insulator, for example silicon dioxide.

The assembly is supported on a substrate 408, itself also made of a semiconducting material, for example silicon.

For example, the thicknesses of layers 404, 440 are typically about 1 to 100  $\mu\text{m}$ , while the thicknesses of layers 406, 446 are of the order of 1  $\mu\text{m}$ , for example between 0.1  $\mu\text{m}$  and 2  $\mu\text{m}$ .

A material 10, 10' (for example silicon nitride, or a metal, or an oxide, or a resin, etc.) designed to form a mask for the subsequent etching steps, is deposited (figure 4B) on each side of the wafer 400. This material is structured according to first patterns and the semiconducting film 404 is etched by a dry or wet etching process (figure 4C) to transfer said patterns (or pads and cavities) 412, 432 into the layer 404, the layer 406 forming the etching stop layer.

The layers 10, 10' are then eliminated (figure 4D).

A wafer like that shown in figure 2F is also made, in accordance with the explanations given above with reference to figures 2A - 2F.

5 The next step is to align these two wafers with respect to each other (figure 4E), the front faces (faces on which the surface layer 404, 24 of semiconducting material is located) facing each other. The relative positioning may be done laterally within  $\pm 2 \mu\text{m}$ .

10 The wafers thus obtained are assembled (figure 4F) by a direct or indirect transfer technique with or without the addition of an intermediate material. The volume made may be precise, by the assembly of semiconducting wafers, with the precision  
15 of the alignment between each of the wafers being of the order of 2 to 5  $\mu\text{m}$ .

The product obtained may be thinned by eliminating the semiconducting substrate 408 (figure 4G), after protecting the back face of the second  
20 substrate by a layer 100, for example made of nitride.

The back face thus exposed on the first substrate can then be etched over the thickness of the layer 440, to expose cavities 412, 412' (figure 4H), for example by wet etching or by dry etching with a  
25 stop layer.

A cover 40 can also be made as described above with reference to figures 3A to 3F, and can be positioned (figure 4I) facing a device like that in figure 4H, and can then be assembled with this device,  
30 for example by sealing (figure 4J). A chamber 471 is formed between the two elements thus assembled so as to

allow a fluid to circulate from a site of a first valve 424 to a site of a second valve 24. A piezoelectric material 65 can be deposited in the cavity made in the cover.

5                   The advantage of this embodiment is that the device is thinned simply by eliminating a semiconducting layer 408 of the double SOI substrate.

                  Therefore the invention relates to a process for collective manufacturing of cavities,  
10 and/or membranes, and/or valves, and/or micro-ducts and/or micropumps in semiconducting wafers with a high precision (tighter than or equal to a few micrometers, for example tighter than or equal to 2  $\mu\text{m}$ , along the three dimensions). This process can also be used in  
15 batches, with no control during manufacturing. Manufacturing in batches enables several wafers to be machined at the same time instead of the known individual process used wafer by wafer.

                  A volume thus made is controlled by a  
20 precise preliminary check of the thickness of the etched film - made possible by the use SOI wafers and other wafers with a semiconductor on insulator structure. The other dimensions are controlled by making a mask with precise dimensions. Therefore, the  
25 invention can be used to precisely control the dimensions of cavities and membranes created, independently of manufacturing conditions. The buried oxide or dielectric layer - that forms the stop layer - eliminates the effect of variations in the etching  
30 process (etching speed and homogeneity), the etched

thickness being defined only by the thickness of the semiconducting film, for example made of silicon.

The presence of the buried oxide layer avoids the need for any dimensional check during the  
5 etching process.

The invention enables collective or batch manufacturing.

An ultra precise control over the dimensions of cavities and membranes is achieved and is  
10 limited only by the tolerance on the thickness of the surface film of semiconducting material at the surface of the chosen wafer, and this tolerance can be less than one micrometer.

The dimensions obtained are independent of  
15 the chosen etching process and its variability.

A process according to the invention also enables very good reproducibility and very good manufacturing homogeneity.

**CLAIMS**

1. Process for making a closed or semi-closed volume, involving a first and second semiconductor on insulator type wafers, each of these wafers comprising at least one semiconducting surface layer (4, 404, 440) on an electrically insulating layer (6, 404, 406), this insulating layer being itself supported on a substrate (8, 408), this process comprising:

- in each of the first and second semiconductor on insulator type wafers, etching of the semiconducting surface layer, the insulating layer forming a stop layer, to make at least one cavity and/or membrane,
- alignment of said two wafers,
- assembly of said two wafers.
- a thinning step performed on at least one of the two wafers, after assembly of these two wafers.

2. Process according to claim 1, said wafers (2, 400) being SOI wafers.

3. Process according to claim 2, said wafers (2, 400) being EPI-SOI type wafers, obtained by epitaxy.

4. Process according to claim 1, one of said wafers (2, 400) being a double SOI wafer.

5. Process according to any one of claims 1 to 4, also comprising positioning of a mask on or above the surface layer of said first and/or second wafer, before etching.

5

6. Process for manufacturing a micro valve, comprising:

- the formation of at least one seat (20, 20') of said micro-valve in a semiconducting surface layer (20, 20') of a first semiconductor on insulator wafer (2), this insulating layer being itself supported on a substrate (8, 408), by etching of said semiconducting surface layer, the insulating layer forming a stop layer of said etching,

15 - the formation of at least one membrane (24) of said micro-valve in a semiconducting surface layer of a second semiconductor on insulator wafer (22), this insulating layer being itself supported on a substrate (8, 408), by etching of said semiconducting surface layer, the insulating layer forming a stop layer of said etching,

- assembly of said first and second wafers, so as to position the membrane (24) on the seat (20).

25 7. Process according to claim 6, also comprising:

- the formation of at least one membrane (24) in at least said first wafer, and at least one seat (20) in the surface layer (4) of the semiconducting material of said first wafer, and at least one seat (20') and at least one membrane (24') in

30

the surface layer of semiconducting material of said second wafer,

- assembly of said first and second wafers, forming at least two micro-valves.

5

8. Process according to any one of claims 1 to 7, further comprising a step to make a cover (80) in a third wafer (52), and a step to assemble this cover with said first and second wafers.

10

9. Process according to claim 8, said third wafer (52) being an SOI wafer.

10. Process according to claim 8 or 9, said cover (80) comprising at least one membrane (64).

11. Process according to claim 10, also comprising the formation of activation means of said at least one membrane, for exemple piezoelectric or electrostatic or magnetic or pneumatic activation means.

12. Process according to claim 10 or 11, said at least one membrane being delimited by two cavities (62, 62') made in the third wafer.

13. Process according to any of claims 1 to 12, said two wafers being assembled by direct or indirect bonding, with or without the addition of intermediate material.

30

14. Process according to any of claims 1 to 13, said two wafers being assembled by molecular bonding.

5 15. Process according to any of claims 1 to 14, further comprising an etching step of the substrate of said first and/or second wafers.

10 16. Process according to any of claims 1 to 15, the semiconducting surface layer of said first and/or second wafers being made of silicon (Si) or of SiGe.

15 17. Process according to any of claims 1 to 16, the insulating layer of said first and/or second wafers being an oxide layer or a nitride layer.




FIG. 1A




FIG. 1B




FIG. 1C




FIG. 1D




FIG. 1E




FIG. 1F




FIG. 1G




FIG. 1H




FIG. 11




FIG. 2A




FIG. 2B




FIG. 2C




FIG. 2D




FIG. 2E




FIG. 2F




FIG. 2G




FIG. 2H




FIG. 2I

6 / 11




FIG. 3A




FIG. 3B




FIG. 3C




FIG. 3D




FIG. 3E




FIG. 3F



FIG. 4A




FIG. 4B




FIG. 4C




FIG. 4D




FIG. 4E

10/11




FIG. 4F




FIG. 4G




FIG. 4H




FIG. 4I




FIG. 4J

# INTERNATIONAL SEARCH REPORT

International application No  
PCT/EP2007/054106

**A. CLASSIFICATION OF SUBJECT MATTER**  
INV. B81C1/00 F04B43/04

According to International Patent Classification (IPC) or to both national classification and IPC

**B. FIELDS SEARCHED**

Minimum documentation searched (classification system followed by classification symbols)  
B81C B81B F04B B01L F15C B01J B01F G01F

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, INSPEC

**C. DOCUMENTS CONSIDERED TO BE RELEVANT**

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	<p>MIN HU ET AL: "A silicon-on-insulator based micro check valve" JOURNAL OF MICROMECHANICS &amp; MICROENGINEERING, vol. 14, no. 3, 1 March 2004 (2004-03-01), pages 382-387, XP020069635 INSTITUTE OF PHYSICS PUBLISHING, BRISTOL, GB ISSN: 0960-1317 figure 5 * alinéa &lt;&lt; Fabrication &gt;&gt; *</p>	1-5
A	<p>----- -/--</p>	6

Further documents are listed in the continuation of Box C.

See patent family annex.

\* Special categories of cited documents :

- \*A\* document defining the general state of the art which is not considered to be of particular relevance
- \*E\* earlier document but published on or after the international filing date
- \*L\* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- \*O\* document referring to an oral disclosure, use, exhibition or other means
- \*P\* document published prior to the international filing date but later than the priority date claimed

- \*T\* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- \*X\* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- \*Y\* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- \*Z\* document member of the same patent family

Date of the actual completion of the international search

23 July 2007

Date of mailing of the international search report

02/08/2007

Name and mailing address of the ISA/

European Patent Office, P.B. 5818 Patentlaan 2  
NL - 2280 HV Rijswijk  
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,  
Fax: (+31-70) 340-3016

Authorized officer

Meister, Martin

## INTERNATIONAL SEARCH REPORT

International application No

PCT/EP2007/054106

C(Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	RENARD S ET AL: "Capacitive pressure and inertial sensors by epi-soi surface micromachining" PROCEEDINGS OF IEEE SENSORS 2002. ORLANDO, FL, JUNE 12 - 14, 2002, IEEE INTERNATIONAL CONFERENCE ON SENSORS, vol. VOL. 1 OF 2. CONF. 1, 12 June 2002 (2002-06-12), pages 1385-1388, XP010605322 NEW YORK, NY : IEEE, US ISBN: 0-7803-7454-1	1-5
A	* alinéa << Epi-SOI wafer versus Thick SOI >> * * alinéa << Surface micromachining on EPI-SOI >> *	6
X	----- GB 2 371 119 A (MARCONI CASWELL LTD [GB]; MARCONI OPTICAL COMPONENTS LTD [GB]; BOOKHAM) 17 July 2002 (2002-07-17) figures 3d,3g-3i page 7, line 15 - page 12, line 8	1-5
X	----- WO 01/90577 A (WESTONBRIDGE INTERNAT LTD [IE]; LINTEL HARALD T VAN [CH]; MAILLEFER DI) 29 November 2001 (2001-11-29) figure 1 abstract page 9, line 17 - page 12, line 27 -----	1-5

# INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No

PCT/EP2007/054106

Patent document cited in search report	A	Publication date	Patent family member(s)	Publication date
GB 2371119	A	17-07-2002	AU 8793601 A WO 0224570 A1	02-04-2002 28-03-2002
<hr/>				
WO 0190577	A	29-11-2001	AT 307976 T AU 7250001 A CA 2410306 A1 CN 1430703 A DE 60114411 D1 DE 60114411 T2 EP 1283957 A1 JP 2004505212 T US 2006027523 A1 US 2004052657 A1	15-11-2005 03-12-2001 22-11-2002 16-07-2003 01-12-2005 20-07-2006 19-02-2003 19-02-2004 09-02-2006 18-03-2004
<hr/>				