

**(19) World Intellectual Property Organization**  
International Bureau



**PCT**



**(10) International Publication Number**  
**WO 2008/150622 A1**

**(43) International Publication Date**  
**11 December 2008 (11.12.2008)**

- |   |   |
|---|---|
| <p><b>(51) International Patent Classification:</b><br/> <b>H05K 3/46</b> (2006.01)</p> <p><b>(21) International Application Number:</b><br/> PCT/US2008/062851</p> <p><b>(22) International Filing Date:</b> 7 May 2008 (07.05.2008)</p> <p><b>(25) Filing Language:</b> English</p> <p><b>(26) Publication Language:</b> English</p> <p><b>(30) Priority Data:</b><br/> 11/756,905 1 June 2007 (01.06.2007) US</p> <p><b>(71) Applicant:</b> <b>3M INNOVATIVE PROPERTIES COMPANY</b> [US/US]; 3M Center, Post Office Box 33427, Saint Paul, Minnesota 55133-3427 (US).</p> <p><b>(72) Inventors:</b> <b>AELING, Ellen, O.</b>; 3M Center, Post Office Box 33427, Saint Paul, Minnesota 55133-3427 (US). <b>MEIS, Michael A.</b>; 3M Center, Post Office Box 33427, Saint Paul, Minnesota 55133-3427 (US). <b>JACKSON, Byron M.</b>; 3M Center, Post Office Box 33427, Saint Paul,</p> | <p>Minnesota 55133-3427 (US). <b>DAVID, John, R.</b>; 3M Center, Post Office Box 33427, Saint Paul, Minnesota 55133-3427 (US).</p> <p><b>(74) Agents:</b> <b>BLANK, Colene, H.</b> et al.; 3M Center, Office of Intellectual Property Counsel, Post Office Box 33427, Saint Paul, Minnesota 55133-3427 (US).</p> <p><b>(81) Designated States</b> (<i>unless otherwise indicated, for every kind of national protection available</i>): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, SV, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.</p> <p><b>(84) Designated States</b> (<i>unless otherwise indicated, for every kind of regional protection available</i>): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM,</p> |
|---|---|

[Continued on next page]

**(54) Title:** FLEXIBLE CIRCUIT




Fig. 2

**(57) Abstract:** The present application is directed to a method of producing a multilayer circuit. The method comprises providing a first electrically insulating layer comprising apertures through the layer and bonding the first electrically insulating layer with a first conductive layer. The first conductive layer is bonded to the first electrically insulating layer in register to the apertures in the electrically insulating layer and the multilayer circuit is produced at a sustained rate. In another embodiment, the method comprises providing a second electrically insulating layer and bonding the second electrically insulating layer with the first conductive layer opposite the first electrically insulating layer.



ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM),  
European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI,  
FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MT, NL,  
NO, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG,  
CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

— *as to the applicant's entitlement to claim the priority of the  
earlier application (Rule 4.17(iii))*

**Published:**

— *with international search report*

**Declarations under Rule 4.17:**

— *as to applicant's entitlement to apply for and be granted a  
patent (Rule 4.17(ii))*

## FLEXIBLE CIRCUIT

### **Field**

The present application is directed to circuits, for example flexible circuits.

5

### **Background**

Illumination devices that use circuitry and light management devices are known in the art in numerous applications. Such devices include a light source, and electrical circuit to power the light source and some light management device, such as a reflector or a diffuser to direct light produced by the light source in a desired manner. Such devices  
10 may be used, in particular, to attempt to provide illumination with minimal space utilization particularly in the case of thin light guides or light management devices. Known light devices and fixtures used primarily for providing illumination, however, typically utilize bulky housings containing lighting devices such as incandescent light bulb fixtures or similar lighting devices. In particular, applications, such as signs, channel  
15 letters and displays, for instance, these known illumination devices utilize a relatively large amount of space.

Lighting devices which employ a circuit substrate may be a fiberglass substrate patterned with copper circuits and mounting holes for components. Such rigid circuit boards, known as FR4 circuit boards, are made to be stiff and rigid by design. Therefore,  
20 they are not suitable to mounting onto surfaces that are not flat. Flexible circuits exist, and are typically made of patterned copper on films such as those sold under the tradename KAPTON polyimide films. These circuits offer the benefit of flexibility, but suffer from higher manufacturing costs. In addition, these circuits are typically made by a step and repeat patterning process. Such a process provides a great deal of difficulty in aligning  
25 features on the layers and also in making connections between layers. Therefore, such a process is expensive and high maintenance.

## Summary

In one embodiment, the present application is directed to a method of producing a multilayer circuit. The method comprises providing a first electrically insulating layer comprising apertures through the layer and bonding the first electrically insulating layer with a first conductive layer. The first conductive layer is bonded to the first electrically insulating layer in register to the apertures in the electrically insulating layer and the multilayer circuit is produced at a sustained rate.

In another embodiment, the method comprises providing a second electrically insulating layer and bonding the second electrically insulating layer with the first conductive layer opposite the first electrically insulating layer.

## Brief Description of the Drawings

FIG. 1 is view of a process according to an embodiment of the present application.

FIG. 2 is a perspective exploded view of another example of a disclosed illumination device.

FIG. 3 illustrates an exploded cross section of the device of FIG. 2 through section line 3-3.

## Detailed Description

### Method

The present application is directed to a multilayer flexible circuit. The circuit is capable of delivering an electric current. The method comprises providing an electrically insulating layer. The electrically insulating layer is bonded to a conductive layer. The layers may be bonded by a permanent bond or may be removable from each other. The connection may be made by a number of methods. In some embodiments, the connection is made by a mechanical process. That is, the bond is formed between two separate layers, and the conductive layer is not chemically deposited onto the electrically insulating layer. For example, a lamination process or joining the electrically insulating layer and the conductive layer together with an adhesive. Figure 1 illustrates an embodiment of the

present method. In Figure 1, the process 10 comprises an electrically insulating layer 12. The insulating layer 12 is then bonded with a conductive layer 14.

The method of the present application is performed at a sustained rate. A sustained rate, for the purpose of the present application, is defined that a section of the circuit  
5 (MINIMUM LENGTH??), during any phase in manufacture, is moving at a constant speed. For example, at each step in the method, the electrically insulating layer and the conductive layer move at the same rate as the resulting multilayer circuit containing those sections of electrically insulating layer and conductive layer.

In some embodiments, the electrically insulating layer is perforated prior to  
10 connecting the layer with the conductive layer. The perforations form apertures in the electrically insulating layer. The apertures may be arranged on the electrically insulating layer in an orderly pattern or in a random pattern. Subsequent layers on the multilayer circuit are then registered with the apertures on the electrically conductive layer. For the purpose of the present application, an item is in registry with another item when is has the  
15 correct alignment or positioning with respect to the other item.

An electrically insulating layer is non-conductive. The electrically insulating layer is generally a flexible substrate. In certain embodiments, the electrically insulating layer is also thermally insulating. In other embodiments, the electrically insulating layer is thermally conductive. In some embodiments, the flexible substrate is a polymer film, for  
20 example a light enhancement film.

The conductive layer is generally a self supporting layer, and may be formed from any material that is conductive. Generally, the conductive layer is formed from a material that is can be prepared into a sheet.

The conductive layer may be continuous or discontinuous. In embodiments where  
25 the conductive layer is discontinuous, the circuit is broken at the point the conductive layer is disrupted. The conductive layer may be a full sheet or in a pattern. Examples of suitable patterns include a grid pattern, a series string pattern, series / parallel pattern, a series of parallel patterns, a parallel array of strings, or combinations thereof.

The adhesive used in the present invention may be any adhesive suitable to connect  
30 the electrically insulating layer to the conductive layer. In some embodiments, the

adhesive is a pressure sensitive adhesive. In some embodiments, the adhesive is a heat processed adhesive, for example a hot melt adhesive.

In many embodiments, the multilayer circuit comprises a second electrically insulating layer and a second conductive layer. Figure 1 shows the second electrically insulating layer 16 and the second conductive layer 18. Additionally, the method may comprise a bottom film 19 covering the multilayer circuit. The bottom film may be an additional electrically insulating layer or a separate polymer film, or a combination of both.

Figure 2 illustrates an embodiment of a multilayer circuit resulting from the process of the present application. Specific embodiments of the multilayer circuit made by the process of the present application can be found, for example, in copending application U.S. Serial Number \_\_\_\_, claiming priority from U.S. Application Number 60/826,245 (Attorney Docket Number 60609US011), incorporated by reference herein. A first conductive layer 42 may consist of a metal foil, such as a copper foil or other suitable conductor fashionable as a sheet or layer. Disposed on the first conductor layer 42 is a first electrical insulating or non-conductive layer 44. In some embodiments, another electrical insulating or non-conducting layer can be disposed beneath the first conductive layer 42, sandwiching the conductive layer 42 between the two non-conductive layers. The first electrical insulator layer 44 includes one or more apertures 46 through the layer. The first electrical insulator layer 44 may consist of any known electrical insulator or dielectric capable of being fashioned as a sheet or layer, or a light reflective layer, as described above. Additionally, layer 44 may include an adhesive on one or both sides for adhering layer 44 to adjoining layers such as first conductive layer 42.

In the embodiment shown in FIG. 2, device 40 further includes a second conductive layer 48 disposed on the upper surface of first electrical insulating layer 44. Additional, multiple layers may be added within the scope of the present application. Second conductive layer 48 includes one or more apertures 50 through the layer and may consist of a metal foil, such as a copper foil or other suitable conductor fashionable as a sheet or layer. Apertures 50 and 46 are configured to align or be in register with each other. Finally, device 40 includes film layer 52. Film layer 52 may consist of a reflective material or have some other light manipulative property, as the light reflective films

described above. Layer 52 includes one or more pairs of apertures 54, each pair 54 having first 56 and second 58 apertures. First aperture 56 aligns with or is in register with holes 46 and 50 in the first conductive layer 44 and the second conductive layer 50, respectively. FIG. 2 shows this alignment with vertical dashed line. Thus, an illumination source

5 having at least two terminals, such as an LED with anode and cathode terminals, disposed on the upper surface of layer 52 may make electrical contact with first conductive layer 42 through apertures 56, 50, and 46. The other terminal of the light illumination source can be in electrical communication with the second conductive layer 48 through apertures 58. In some embodiments, layer 52 includes a single large aperture that replaces each pair 54

10 of first 56 and second 58 apertures.

Device 40 also includes one or more light or illumination sources 60, which may be one or more light emitting diodes (LEDs) having two contacts (i.e., an anode and cathode), but are not limited to such. Examples of LEDs that may be used include LEDs of various colors such as white, red, orange, amber, yellow, green, blue, purple, or any

15 other color of LEDs known in the art. The LEDs may also be of types that emit multiple colors dependent on whether forward or reverse biased, or of types that emit infrared or ultraviolet light. Furthermore, the LEDs may include various types of packaged LEDs or bare LED die, as well as monolithic circuit board type devices or a configuration using circuit leads or wires.

20 It is noted that either the upper surface of second conductor layer 48 or the bottom surface of the optical film layer 52 may include an adhesive to affix layers 48 and 52 together. Additionally, the layers of assembled device 40 are laminated together to achieve a unitary construction.

FIG. 3 illustrates an exploded cross section of the device of FIG. 2 through section

25 line 3-3 extending the entire vertical cross section distance of device 40. As illustrated, a portion 62 of an illumination source 60 is positioned over aligned apertures 56, 50, and 46 to allow electrical communication between portion 62 and the first conductor layer 42. Another portion 64 of the illumination devices 60 is positioned over aperture 58, affording electrical communication between portion 64 and second conductive layer 48.

30 Accordingly, a source of power, such as a voltage source 66, may then be connected

across the first and second conductor layers 42 and 48, as illustrated, to supply power to drive the illumination source 60.

As noted above, in some embodiments, the light source is a compact light emitting diode (LED). In this regard, "LED" refers to a diode that emits light, whether visible,  
5 ultraviolet, or infrared. It includes incoherent encased or encapsulated semiconductor devices marketed as "LED", whether of the conventional or super radiant variety. If the LED emits non-visible light such as ultraviolet light, and in some cases where it emits visible light, it is packaged to include a phosphor (or it may illuminate a remotely disposed phosphor) to convert short wavelength light to longer wavelength visible light, in some  
10 cases yielding a device that emits white light. An "LED die" is an LED in its most basic form, i.e., in the form of an individual component or chip made by semiconductor processing procedures. The component or chip can include electrical contacts suitable for application of power to energize the device. The individual layers and other functional elements of the component or chip are typically formed on the wafer scale, and the  
15 finished wafer can then be diced into individual piece parts to yield a multiplicity of LED dies. More discussion of packaged LEDs, including forward-emitting and side-emitting LEDs, is provided herein.

If desired, other light sources such as linear cold cathode fluorescent lamps (CCFLs) or hot cathode fluorescent lamps (HCFLs) can be used instead of or in addition  
20 to discrete LED sources as illumination sources for the disclosed backlights. In addition, hybrid systems such as, for example, (CCFL/LED), including cool white and warm white, CCFL/HCFL, such as those that emit different spectra, may be used. The combinations of light emitters may vary widely, and include LEDs and CCFLs, and pluralities such as, for example, multiple CCFLs, multiple CCFLs of different colors, and LEDs and CCFLs.

25 In some embodiments, the light source includes light sources capable of producing light having different peak wavelengths or colors (e.g., an array of red, green, and blue LEDs).

In some embodiments, a transparent film, or other light controlling film, is bonded to the multilayer circuit over the electronic component of light source. This transparent  
30 film then protects the light source from external damage. In other embodiments, a translucent film is bonded to the multilayer circuit over the electronic component of light



source. This translucent film then protects the light source from external damage and diffuses the light that is emitted to improve uniformity of the light.

5 The method disclosed in the present application may be run in a continuous process. That is, the length of the multilayer circuit is limited only by the length of the feed film for the layers. The method may also be set for a roll to roll continuous process. Such a method may run at speeds in excess of 300 feet per minute.

In additional embodiments, the multilayer circuit is cut from its roll form to form smaller circuits.

10 Various modifications and alterations of the present invention will become apparent to those skilled in the art without departing from the spirit and scope of the invention.

What is Claimed is:

1. A method of producing a multilayer circuit comprising:

providing a first electrically insulating layer having at least one aperture defined through the layer; and

5 bonding the first electrically insulating layer with a first conductive layer;

wherein the first conductive layer is bonded to the first electrically insulating layer in register to the apertures in the electrically insulating layer and the multilayer circuit is produced at a sustained rate.

10 2. The method of claim 1 wherein the conductive layer is bonded to the first electrically insulating layer via a mechanical process.

3. The method of claim 1 comprising providing a first adhesive layer disposed on a first surface of the first insulating layer between the first electrically insulating layer and the  
15 first conductive layer.

4. The method of claim 1 wherein the first conductive layer is discontinuous.

5. The method of claim 4 wherein the first conductive layer is in a pattern.

20

6. The method of claim 5 wherein the pattern is a grid pattern, a series string pattern, a series or parallel pattern, or a series of repeating circuits.

7. The method of claim 1 comprising cutting the multilayer circuit into smaller circuits.

25

8. The method of claim 1 comprising

providing a second electrically insulating layer; and

bonding the second electrically insulating layer with the first conductive layer opposite the first electrically insulating layer.

5 9. The method of claim 8 comprising providing a second adhesive layer disposed on a first surface of the second insulating layer opposite the first conductive layer.

10. The method of claim 9 comprising connecting the second adhesive layer with a second conductive layer opposite the second insulating layer.

10 11. The method of claim 8 wherein the first conductive layer is continuous.

12. The method of claim 11 wherein the first conductive layer is in a pattern.

13. The method of claim 12 wherein the pattern is a grid pattern.

15

14. The method of claim 8 wherein the first conductive layer is discontinuous.

15. The method of claim 14 wherein the first conductive layer is in a pattern.

20 16. The method of claim 15 wherein the pattern is a grid pattern.

17. The method of claim 8 wherein the second conductive layer is continuous.

18. The method of claim 17 wherein the second conductive layer is in a pattern.

25

19. The method of claim 18 wherein the pattern is a grid pattern.

20. The method of claim 8 wherein the second conductive layer is discontinuous.

21. The method of claim 20 wherein the second conductive layer is in a pattern.

5

22. The method of claim 21 wherein the pattern is a grid pattern, a series string pattern, a series or parallel pattern, or a series of repeating circuits.

10

23. The method of claim 1 wherein the first electrically insulating layer is perforated to form apertures arranged in a pattern prior to contacting the first electrically insulating layer to the first conductive layer.

24. The method of claim 23 wherein the multilayer circuit is registered to the pattern in the first electrically insulating layer.

15

25. The method of claim 1 wherein the first electrically insulating layer is a flexible substrate.

26. The method of claim 1 wherein the first electrically insulating layer is a polymer film.

20

27. The method of claim 8 wherein the second electrically insulating layer is a flexible substrate.

25

28. The method of claim 8 wherein the second electrically insulating layer is a polymer film.

29. The method of claim 2 wherein the adhesive is a pressure sensitive adhesive.

30. The method of claim 3 wherein the adhesive is heat activated.

5 31. The method of claim 1 wherein the first electrically insulating layer is extruded on the first conductive layer.

32. The method of claim 1 wherein the first electrically insulating layer is adhered to the first conductive layer.

10 33. The method of claim 32 wherein the first electrically insulating layer is laminated to the first conductive layer.

15 34. The method of claim 1 comprising placing at least one light source on the multilayer circuit on the first electrically insulating layer, opposite the first conductive layer.

35. The method of claim 34 comprising multiple light sources on the multilayer circuit.

36. The method of claim 35 wherein the multiple light sources are arranged in a pattern.

20 37. The method of claim 36 wherein the pattern is a regular array.

38. The method of claim 34 wherein the light source is a light emitting diode.

25 39. The method of claim 8 comprising placing at least one light source on the multilayer circuit.

40. The method of claim 1 comprising attaching an electronic component to the first conductive layer.

41. The method of claim 8 comprising attaching an electronic component to the second conductive layer.


42. The method of claim 1 wherein the method runs at speeds greater than 300 feet per minute.

43. The method of claim 1 wherein the method is continuous.


44. The method of claim 34 comprising attaching a transparent layer or a translucent layer over the light source, opposite the multilayer circuit.

45. The method of claim 39 comprising attaching a transparent layer or a translucent layer over the light source, opposite the multilayer circuit.

46. The method of claim 1 wherein the conductive layer has at least one aperture defined through the conductive layer and positioned to align with the at least one aperture in the electrically insulating layer.




*Fig. 1*



*Fig. 2*

2/2

*Fig. 3*



**A. CLASSIFICATION OF SUBJECT MATTER*****H05K 3/46(2006.01)i***

According to International Patent Classification (IPC) or to both national classification and IPC

**B. FIELDS SEARCHED**

Minimum documentation searched (classification system followed by classification symbols)

IPC8 H05K

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Korean Utility models and applications for Utility models since 1975

Japanese Utility models and applications for Utility models since 1975

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

eKIPASS(KIPO internal) &amp; Keyword: "multilayer, aperture, insulating layer, conductive layer, align"

**C. DOCUMENTS CONSIDERED TO BE RELEVANT**

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	JP 05-343847 A (HITACHI LTD.) 24 December 1993	1-33,40-43,46
Y	See the abstract and Figs. 1, 2	34-39,44-45
Y	JP 12-208938 A (SONY CORP.) 28 July 2000 See the abstract	44-45
A	KR 10-1990-0009091 B1 (FANUC LTD.) 20 December 1990 See Figs.2-b and 3, claim 4, and page 2	1-46
A	JP 10-215069 A (FUJI XEROX CO., LTD.) 11 August 1998 See the abstract	1-46



Further documents are listed in the continuation of Box C.



See patent family annex.

\* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&amp;" document member of the same patent family

Date of the actual completion of the international search

12 SEPTEMBER 2008 (12.09.2008)

Date of mailing of the international search report

**12 SEPTEMBER 2008 (12.09.2008)**

Name and mailing address of the ISA/KR

Korean Intellectual Property Office  
Government Complex-Daejeon, 139 Seonsa-ro, Seo-  
gu, Daejeon 302-701, Republic of Korea

Facsimile No. 82-42-472-7140

Authorized officer

KIM, Jong Hee

Telephone No. 82-42-481-8500



**INTERNATIONAL SEARCH REPORT**

Information on patent family members

International application No.

**PCT/US2008/062851**

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
JP 05-343847 A	24. 12. 1993	JP 05343847 A2	24. 12. 1993
JP 12-208938 A	28. 07. 2000	JP 12208938 A2	28. 07. 2000
KR 10-1990-0009091 B1	20. 12. 1990	EP 0287681 A1	26. 10. 1988
		JP 63-102397 A2	07. 05. 1988
		JP 7054874 B4	07. 06. 1995
		KR 10-1988-0702043 A	07. 11. 1988
		WO 88-02978 A1	21. 04. 1988
JP 10-215069 A	11. 08. 1998	JP 10-215069 A2	11. 08. 1998