## CORRECTED VERSION

# (19) World Intellectual Property Organization

International Bureau





(43) International Publication Date 24 July 2008 (24.07.2008)

(10) International Publication Number WO 2008/088696 A8

(51) International Patent Classification: *G11C 11/412* (2006.01)

(21) International Application Number:

PCT/US2008/000260

(22) International Filing Date: 8 January 2008 (08.01.2008)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:

11/652,726 12 January 2007 (12.01.2007) US

(71) Applicant (for all designated States except US): VNS PORTFOLIO LLC [US/US]; 20400 Stevens Creek Blvd., Fifth Floor, Cupertino, CA 95014 (US).

(72) Inventors; and

(75) Inventors/Applicants (for US only): MILLER, Dennis, Ray [US/US]; 1773 W. Goldfinch Way, Chandler, AZ 85248 (US). RAHMAN, Md, Hafijur [BD/US]; 3111 S. Lois Ln., Gilbert, AZ 85296 (US). KABIR, Mohammad, Ehsanul [BD/CA]; 102-210 Woodridge Cres., Nepean, Ontario, K2B 8E9 (CA).

- (74) Agent: HENNEMAN, Larry, E., Jr.; Henneman & Associates, PLC, 714 W. Michigan Ave., Three Rivers, MI 49093 (US).
- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, SV, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.
- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI,

[Continued on next page]

(54) Title: CMOS SRAM/ROM UNIFIED BIT CELL




FIG. 2

(57) Abstract: A memory cell (30) including a bit (BL) and bitnot (BLN) sense lines, and a random access memory (RAM) word line (50) and a read only memory (ROM) word line (52). The memory cell includes a static RAM (SRAM) bit cell (32) and a ROM bit cell. The SRAM bit cell is coupled between the bit and bitnot sense lines, and is responsive to a signal on the RAM word line. The ROM bit cell is also coupled between the bit and bitnot sense lines, and is responsive to a signal on the ROM word line. The ROM bit cell includes first (38a) and second (38b) ROM pass transistors, a first node for permanently programming connection of the first ROM pass transistor to either a voltage line or a ground line, and a second node (44) for permanently programming connection of the second ROM pass transistor to either the voltage line or the ground line.



### WO 2008/088696 A8



FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MT, NL, NO, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

#### (48) Date of publication of this corrected version:

12 March 2009

#### Published:

 without international search report and to be republished upon receipt of that report (15) Information about Correction: see Notice of 12 March 2009