Abstract:
An integrated circuit construction includes a stack of two or more integrated circuit substrates. At least one of the substrates includes through substrate vias (TSVs) individually comprising opposing ends. A conductive bond pad is adjacent one of the ends on one side of the one substrate. A conductive solder mass is adjacent the other end projecting elevationally on the other side of the one substrate. Individual of the solder masses are bonded to a respective bond pad on an immediately adjacent substrate of the stack. Epoxy flux surrounds the individual solder masses. An epoxy material different in composition from the epoxy flux surrounds the epoxy flux on the individual solder masses. Methods of forming integrated circuit constructions are also disclosed.
DESCRIPTION

INTEGRATED CIRCUIT CONSTRUCTIONS HAVING THROUGH SUBSTRATE VIAS AND METHODS OF FORMING INTEGRATED CIRCUIT CONSTRUCTIONS HAVING THROUGH SUBSTRATE VIAS

TECHNICAL FIELD

[0001] Embodiments disclosed herein pertain to integrated circuit constructions having through substrate vias, and to methods of forming integrated circuit constructions having through substrate vias.

BACKGROUND

[0002] A through-substrate via (TSV) is a vertical electrical connection passing completely through a substrate that has integrated circuitry therein. TSVs may be used to create 3D integrated circuits packages, and are an improvement over other techniques such as package-on-package because the density of through-substrate vias may be substantially higher. TSVs provide interconnection of vertically aligned electronic devices through internal wiring that may reduce complexity and overall dimensions of a multi-chip integrated circuit.

[0003] Some individual integrated circuit substrates containing TSVs have a bond pad connected adjacent one end of the TSV on one side of the substrate. A pillar-like conductive structure is connected adjacent the other end and projects from the other side of the substrate, with the elevationally outermost portion thereof being solder. Two integrated circuit substrates may be bonded together by placing that solder against aligned bond pads of another substrate. The resultant construction can then be heated to cause the solder to flow and bond with the respective bond pads. Solder flux may be applied to the solder prior to bringing the substrates into contact with one another. The solder flux contains tackiness agents which facilitate holding the immediately adjacent substrates together until sufficient heating can occur to bond the solder with the bond pads. Once the bonding is complete, a dielectric underfill material may be provided between the substrates for added support and protection.
[0004] Residual solder flux may be removed by cleaning prior to flowing the dielectric underfill material between the substrates. Alternately, some solder fluxes are referred to in the industry as "no clean" whereby solder flux residue intentionally remains between the substrates prior to flowing the dielectric underfill material. Regardless, even with attempted cleaning away of solder flux residue prior to dielectric underfill, not all of the residue normally gets removed. Difficulty in removing solder flux in such instances has increased as the separation spacing between immediately adjacent circuit substrates has become smaller.

[0005] The construction with dielectric underfill material may be subjected to subsequent heating which can cause gasification of solder flux residue. This can lead to structural failures including separation of the solder bonds from the bond pads. This has become particularly problematic as the spacing between immediately adjacent substrates continues to reduce, specifically at distances of 40 microns or less.
BRIEF DESCRIPTION OF THE DRAWINGS

[0006] Fig. 1 is a diagrammatic sectional view of an integrated circuit construction in accordance with an embodiment of the invention, and taken through line 1-1 in Fig. 2.

[0007] Fig. 2 is a sectional view of the Fig. 1 substrate taken through line 2-2 in Fig. 1.

[0008] Fig. 3 is an enlarged view of a portion of the Fig. 1 substrate, namely an enlarged view of the portion within circle 3 in Fig. 1.

[0009] Fig. 4 is a diagrammatic sectional view of an integrated circuit construction in accordance with an embodiment of the invention, and an alternate of the construction shown in Fig. 1.

[0010] Fig. 5 is a diagrammatic view of separate integrated circuit substrates prepared for use in a method of forming an integrated circuit construction in accordance with an embodiment of the invention.

[0011] Fig. 6 is a diagrammatic view of an example process step in a method of forming an integrated circuit construction in accordance with an embodiment of the invention.

[0012] Fig. 7 is a view of the components of Fig. 6 at a processing step subsequent to that shown by Fig. 6.

[0013] Fig. 8 is a view of some of the components of Figs. 5-7 at a processing step subsequent to that shown by Figs. 6 and 7.

[0014] Fig. 9 is a view of the components of Fig. 8 at a processing step subsequent to that shown by Fig. 8.
DETAILED DESCRIPTION OF EXAMPLE EMBODIMENTS

[0015] Embodiments of the invention encompass integrated circuit constructions and methods of forming integrated circuit constructions. Initial example embodiments of an integrated circuit construction 10 are described with reference to Figs. 1-3. Integrated circuit constructions in accordance with the invention comprise a stack of two or more integrated circuit substrates. Example construction 10 comprises a stack 12 of three integrated circuit substrates 14, 16, and 18 which, as an example, may be individual die that have been diced at the completion of fabrication as parts of a semiconductor wafer. Alternate substrates may be used, including combinations of differently fabricated types of substrates bearing circuitry. Substrates 14, 16, 18 may include semiconductor materials (e.g., silicon), dielectric, and conductive materials. Integrated circuit substrates 14, 16, 18 may be considered as having opposing sides 20 and 22 which have respective outer surfaces 21. Such surfaces may or may not be substantially planar and/or parallel one another.

[0016] At least one of the integrated circuit substrates comprises TSVs, with each of substrates 14, 16, 18 in the depicted example having TSVs 24. Through-substrate vias have also been referred to in the art as through-silicon vias. In this document, "through-substrate vias" (TSVs) encompass or are generic to through-silicon vias, and TSVs include conductive vias extending through substrate material regardless of whether any of that material is silicon. TSVs 24 may comprise any one or more suitable conductive materials, including conductively doped semiconductor material(s), which are not germane to this disclosure.

[0017] TSVs 24 individually comprise opposing ends 26 and 28. With respect to integrated circuit substrates 14 and 16, TSVs 24 include a conductive bond pad 30 adjacent TSV end 26 on substrate side 20. In one embodiment and as shown, bond pads 30 are raised relative to outer surfaces 21 of substrates 14, 16, 18. For example, bond pads 30 have an elevationally outermost surface 31 and surrounding lateral side surfaces 33 (Fig. 3). A conductive solder mass 32 is adjacent other TSV end 28 and projects elevationally on other side 22 of integrated circuit substrates 14 and 16. In one embodiment and as shown, a conductive material 34 is between individual TSVs 24 and individual solder masses 32. As an alternate example, solder masses 32 might be bonded directly against (not shown) ends 28 of TSVs 24. In this document, a material or structure is "directly against"
another when there is at least some physical touching contact of the stated materials or structures relative one another. In contrast, "over", "on", and "against" not proceeded by "directly", encompass "directly against" as well as constructions where intervening material(s) or structure(s) result(s) in no physical touching contact of the stated materials or structures relative one another.

[0018] Each of conductive material 34 and solder masses 32 may be homogenous or non-homogenous, and may be of any suitable conductive materials not otherwise germane to this disclosure. Regardless, when used, conductive material 34 includes some portion that is directly against the individual solder masses that is of different composition than the individual solder masses. Conductive material 34 and solder masses 32 may be considered as forming conductive pillars which project elevationally on substrate sides 22 of integrated circuit substrates 14 and 16.

[0019] Example integrated circuit substrate 18 comprises bond pads 30 adjacent both ends of TSVs 24. As an example, integrated circuit construction or package 10 may ultimately have bond pads 30 on side 22 of substrate 18 bonded by wires or other conductors when mounted to another substrate, for example a printed circuit board. Regardless, integrated circuit constructions in accordance with embodiments of the invention comprise a stack of at least two integrated circuit substrates at least one of which has TSVs having a bond pad adjacent one end thereof and a solder mass adjacent the other end thereof, for example as shown with either of substrates 14 and 16.

[0020] Individual of the solder masses are bonded to a respective bond pad on an immediately adjacent substrate of the stack. For convenience, the discussion proceeds primarily with reference to circuit substrates 16 and 18 of stack 12, although like structure may exist and is shown with respect to substrates 14 and 16. Solder masses 32 may be considered as being associated with substrate 16 and are bonded to bond pads 30 of immediately adjacent substrate 18 of stack 12.

[0021] Epoxy solder flux 38 surrounds individual solder masses 32. An epoxy material 40 different in composition from epoxy flux 38 surrounds the epoxy flux 38 that is on individual solder masses 32. Each of epoxy flux 38 and dielectric fill material 40 may be independently homogenous or non-homogenous. An example lateral thickness range of epoxy flux 38 is from about 5 microns to about
30 microns. Epoxy flux 38 may be of variable lateral thickness, for example as shown. Epoxy flux surrounding immediately adjacent solder masses 32 and/or immediately adjacent conductive material 34 structures may interconnect with one another between such adjacent masses and/or structures (not shown). Additionally, an interface of the epoxy flux with the epoxy material will more likely constitute a blend of the two different materials (not explicitly shown) as opposed to the hard-defined interface line which is shown as separating epoxy flux 38 and epoxy material 40. Accordingly, reference to thickness is relative to a lateral midpoint of a more-likely blended interface region between the different composition epoxy flux 38 and epoxy material 40. Example suitable precursors for epoxy flux 38 and epoxy material 40 (i.e., underfill material) are available from the Henkel Corporation of Irvine, California.

[0022] In one embodiment and as shown, epoxy flux 38 extends from substrate 16 to immediately adjacent substrate 18 (i.e., epoxy flux 38 is directly against at least some portion of each substrate 16 and 18, with individual bond pads being considered as a portion of some one substrate). Alternately, the epoxy flux may extend elevationally to only one (not shown) or neither (not shown) of substrates 16 and 18. The epoxy flux may be received continuously or discontinuously about solder masses 32, and analogously may extend continuously or discontinuously elevationally relative to solder masses 32. The epoxy flux may extend continuously or discontinuously relative to conductive material 34 when such is present and the epoxy flux is received laterally thereover.

[0023] In one embodiment, epoxy material 40 extends from substrate 16 to immediately adjacent substrate 18 (i.e., epoxy material 40 is directly against each substrate 16 and 18). Alternately, epoxy material 40 may only extend to one (not shown) or neither (not shown) of substrates 16 and 18. In one embodiment and as shown, integrated circuit substrates 16 and 18 define a void space 42 there-between which is laterally outward of epoxy flux 38. In one embodiment and as shown, epoxy material 40 completely fills void space 42.

[0024] In one embodiment, epoxy flux 38 is directly against the solder masses 32, and in one embodiment epoxy material 40 is directly against epoxy flux 38. In one embodiment where epoxy flux 38 extends to immediately adjacent substrate 18 and as shown, epoxy flux 38 may be directly against surrounding lateral side surfaces 33 of individual bond pads 30, and in one embodiment directly
against elevationally outermost surface 31 of individual bond pads 30. Where conductive material 34 is present, in one embodiment epoxy flux 38 may also surround conductive material 34 and in one embodiment may be directly against epoxy flux 38.

In one embodiment, closest portions of facing outer surfaces 21 of substrate 16 and immediately adjacent substrate 18 are no further than 40 microns apart. In one embodiment, facing outer surfaces 21 are everywhere no further than 40 microns apart.

[0026] Use of epoxy flux and other epoxy material laterally outward of the epoxy flux may provide improved compatibility between flux and fill material compared to prior art methods which use epoxy fill material and solder flux other than epoxy solder flux. Further, use of epoxy flux may produce reduced, if any, residual volatile components upon subsequent heating due to substantially complete cross-linking, and thereby may produce more reliable finished integrated circuitry package constructions. Additionally, use of epoxy flux may reduce residue volume in comparison with no clean fluxes which may improve flow of epoxy underfill materials into tight spaces. Further, the residue itself from pre-cured epoxy flux ultimately forms a cured epoxy which may have very good compatibility with epoxy underfill material. Additionally, epoxy flux may provide increased tackiness during package assembly as compared to other non-epoxy fluxes.

[0027] Integrated circuit construction 10 of Figs. 1-3 is an example embodiment wherein epoxy flux 38 extends from circuit substrate 16 to circuit substrate 18. Fig. 4 shows an example alternate integrated circuit construction 10a wherein epoxy flux 38a does not extend from circuit substrate 16 to circuit substrate 18. Like numerals from the above-described embodiments have been used where appropriate, with some construction differences being indicated with the suffix "a". Integrated circuit construction 10a of Fig. 4 shows an example, with respect to substrates 16, 18, wherein an epoxy flux 38a extends to immediately adjacent substrate 18 but not to substrate 16. Alternately, with respect to substrates 16, 18 and by way of example, the epoxy flux may extend to circuit substrate 16 and not to circuit substrate 18 (not shown).

[0028] The various relationships described above with respect to two immediately adjacent substrates within a stack may or may not apply with respect
to some and/or all other immediately adjacent integrated circuit substrate pairs in the stack.

[0029] Embodiments of the invention also encompass methods of forming an integrated circuit construction, for example either of the constructions of Figs. 1-4 or other integrated circuit constructions. Method embodiments of the invention encompass providing two or more circuit substrates, where at least one of the substrate comprises TSVs which individually comprise opposing ends. A conductive bond pad is adjacent one of the ends on one side of the one substrate and a conductive solder mass is adjacent the other end projecting elevationally on the other side of the one substrate. For example, Fig. 5 shows integrated circuit substrates 14, 16, and 18 prior to assembly into an integrated circuit construction, for example a unitary circuit construction.

[0030] Pre-cured epoxy flux (i.e., not-yet-cured epoxy flux precursor(s)) is applied onto the solder masses. Fig. 6 shows one example embodiment wherein a pre-cured epoxy flux 37 is provided within a suitable tray or container 50. Circuit substrate 16 has been positioned such that its solder masses 32 are dipped into pre-cured epoxy flux 37. The pre-cured epoxy flux may completely or partially cover solder masses 32. Further where conductive material 34 is present, the pre-cured epoxy flux may cover some, none, or all of conductive material 34.

[0031] Fig. 7 shows removal of circuit substrate 16 from pre-cured epoxy flux 37 and container 50, with epoxy flux 37 being received on solder masses 32.

[0032] The one substrate is placed against another of the substrates, with individual of the solder masses having pre-cured epoxy flux thereon being against respective bond pads of the other substrate. For example, Fig. 8 shows example juxtaposition of substrates 14, 16, 18 relative one another. The pre-cured epoxy flux ideally has suitable inherent tackiness or tackiness additives allowing the structure of Fig. 8, for example, to retain sufficient structural integrity for holding substrates 14, 16, 18 in position relative one another as shown.

[0033] The solder masses are heated sufficiently to cause them to bond to the respective bond pads and to cure the pre-cured epoxy flux into cured epoxy flux 38 surrounding individual of the solder masses, for example as shown with respect to Fig. 9. By way of example only, the construction of Fig. 8 may be subjected to
suitable infrared radiation to achieve an example assembly temperature range of from about 240°C to about 260°C to cause solder bonding to the bond pads and curing of the epoxy flux. The epoxy flux may flow to extend about more or all of conductive structures 34 when present, as is shown. The epoxy flux is subsequently surrounded with epoxy material that is different in composition from the epoxy flux, for example to produce the construction of Figs. 1-3 or other construction.
Conclusion

[0034] In some embodiments, an integrated circuit construction comprises a stack of two or more integrated circuit substrates, at least one of the substrates comprises through substrate vias (TSVs) individually comprising opposing ends. A conductive bond pad is adjacent one of the ends on one side of the one substrate. A conductive solder mass is adjacent the other end projecting elevationally on the other side of the one substrate. Individual of the solder masses are bonded to a respective bond pad on an immediately adjacent substrate of the stack. Epoxy flux surrounds the individual solder masses. An epoxy material different in composition from the epoxy flux surrounds the epoxy flux on the individual solder masses.

[0035] In some embodiments, an integrated circuit construction comprises a stack of two or more integrated circuit substrates. At least one of the substrates comprises through substrate vias (TSVs) individually comprising opposing ends. A conductive bond pad is adjacent one of the ends on one side of the one substrate and a conductive solder mass is adjacent the other end projecting elevationally on the other side of the one substrate. A conductive material is between the individual TSVs and the individual solder masses. The conductive material includes a portion that is directly against the individual solder masses. The portion is of different composition than the individual solder masses. The individual solder masses are bonded to a respective bond pad on an immediately adjacent substrate of the stack. Epoxy flux surrounds the individual solder masses and the conductive material. The epoxy flux extends from the one substrate to the immediately adjacent substrate. An epoxy material different in composition from the epoxy flux surrounds the epoxy flux on the conductive material and the individual solder masses. The epoxy material is directly against the epoxy flux and extends from the one substrate to the immediately adjacent substrate. The epoxy material completely fills a void space which is laterally outward of the epoxy flux between the one substrate and the immediately adjacent substrate. The one substrate and the immediately adjacent substrate have closest portions of facing outer surfaces that are no further than 40 microns apart.

[0036] In some embodiments, a method of forming an integrated circuit construction comprises providing two or more integrated circuit substrates. At least one of the substrates comprises through substrate vias (TSVs) individually comprising opposing ends. A conductive bond pad is adjacent one of the ends on
one side of the one substrate. A conductive solder mass is adjacent the other end projecting elevationally on the other side of the one substrate. Pre-cured epoxy flux is applied onto the solder masses. The one substrate is placed against another of the substrates with individual of the solder masses having the pre-cured epoxy flux thereon being against respective bond pads of the another substrate. The solder masses are heated sufficiently to cause them to bond to the respective bond pads and to cure the pre-cured epoxy flux into cured epoxy flux surrounding individual of the solder masses. The cured epoxy flux that surrounds the individual solder masses is surrounded with an epoxy material that is different in composition from the epoxy flux.

[0037] In compliance with the statute, the subject matter disclosed herein has been described in language more or less specific as to structural and methodical features. It is to be understood, however, that the claims are not limited to the specific features shown and described, since the means herein disclosed comprise example embodiments. The claims are thus to be afforded full scope as literally worded, and to be appropriately interpreted in accordance with the doctrine of equivalents.
CLAIMS:

1. An integrated circuit construction, comprising:
   a stack of two or more integrated circuit substrates, at least one of the substrates comprising through substrate vias (TSVs) individually comprising opposing ends, a conductive bond pad adjacent one of the ends on one side of the one substrate and a conductive solder mass adjacent the other end projecting elevationally on the other side of the one substrate;
   individual of the solder masses being bonded to a respective bond pad on an immediately adjacent substrate of the stack;
   epoxy flux surrounding the individual solder masses; and
   an epoxy material different in composition from the epoxy flux surrounding the epoxy flux on the individual solder masses.

2. The integrated circuit construction of claim 1 wherein the epoxy flux extends to the immediately adjacent substrate.

3. The integrated circuit construction of claim 2 wherein,
   the bond pads are raised relative to an outer surface of the immediately adjacent substrate, the respective bond pads having an elevationally outermost surface and surrounding lateral side surfaces; and
   the epoxy flux being directly against the surrounding lateral side surfaces of the individual bond pads.

4. The integrated circuit construction of claim 3 wherein the epoxy flux is directly against the elevationally outermost surface of the individual bond pads.

5. The integrated circuit construction of claim 1 wherein the epoxy flux extends from the one substrate to the immediately adjacent substrate.

6. The integrated circuit construction of claim 1 wherein the epoxy material extends from the one substrate to the immediately adjacent substrate.

7. The integrated circuit construction of claim 1 wherein the epoxy flux and the epoxy material extend from the one substrate to the immediately adjacent substrate.
8. The integrated circuit construction of claim 1 wherein the epoxy flux is directly against the solder masses.

9. The method of claim 8 comprising a conductive material between the individual TSVs and the individual solder masses, the conductive material including a portion that is directly against the individual solder masses, the portion being of different composition than the individual solder masses, the epoxy flux being directly against the conductive material.

10. The integrated circuit construction of claim 1 wherein the epoxy material is directly against the epoxy flux.

11. The integrated circuit construction of claim 1 wherein the epoxy flux is directly against the solder masses and the epoxy material is directly against the epoxy flux.

12. The integrated circuit construction of claim 1 wherein the epoxy material completely fills a void space which is laterally outward of the epoxy flux between the one substrate and the immediately adjacent substrate.

13. The integrated circuit construction of claim 1 wherein the epoxy flux does not extend from the one substrate to the immediately adjacent substrate.

14. The integrated circuit construction of claim 13 wherein the epoxy flux extends to the immediately adjacent substrate.

15. The integrated circuit construction of claim 13 comprising a conductive material between the individual TSVs and the individual solder masses, the conductive material including a portion that is directly against the individual solder masses, the portion being of different composition than the individual solder masses, the epoxy flux being directly against the conductive material.

16. The integrated circuit construction of claim 1 wherein the one substrate and the immediately adjacent substrate have closest portions of facing outer surfaces that are no further than 40 microns apart.
17. The integrated circuit construction of claim 1 wherein the one substrate and the immediately adjacent substrate have facing outer surfaces that are everywhere no further than 40 microns apart.

18. The integrated circuit construction of claim 1 wherein the stack comprises more than two integrated circuit substrates individually comprising TSVs.

19. An integrated circuit construction, comprising:

a stack of two or more integrated circuit substrates, at least one of the substrates comprising through substrate vias (TSVs) individually comprising opposing ends, a conductive bond pad adjacent one of the ends on one side of the one substrate and a conductive solder mass adjacent the other end projecting elevationally on the other side of the one substrate, a conductive material between the individual TSVs and the individual solder masses, the conductive material including a portion that is directly against the individual solder masses, the portion being of different composition than the individual solder masses;

the individual solder masses being bonded to a respective bond pad on an immediately adjacent substrate of the stack;

epoxy flux surrounding the individual solder masses and the conductive material, the epoxy flux extending from the one substrate to the immediately adjacent substrate; and

an epoxy material different in composition from the epoxy flux surrounding the epoxy flux on the conductive material and the individual solder masses, the epoxy material being directly against the epoxy flux and extending from the one substrate to the immediately adjacent substrate, the epoxy material completely filling a void space which is laterally outward of the epoxy flux between the one substrate and the immediately adjacent substrate, the one substrate and the immediately adjacent substrate have closest portions of facing outer surfaces that are no further than 40 microns apart.
20. The integrated circuit construction of claim 19 wherein,
the bond pads are raised relative to an outer surface of the immediately
adjacent substrate, the respective bond pads having an elevationally outermost
surface and surrounding lateral side surfaces; and
the epoxy flux being directly against the surrounding lateral side surfaces of
the individual bond pads.

21. A method of forming an integrated circuit construction, comprising:
providing two or more integrated circuit substrates, at least one of the
substrates comprising through substrate vias (TSVs) individually comprising
opposing ends, a conductive bond pad adjacent one of the ends on one side of the
one substrate and a conductive solder mass adjacent the other end projecting
elevationally on the other side of the one substrate;
applying pre-cured epoxy flux onto the solder masses;
placing the one substrate against another of the substrates with individual of
the solder masses having the pre-cured epoxy flux thereon being against respective
bond pads of the another substrate;
heating the solder masses sufficiently to cause them to bond to the respective
bond pads and to cure the pre-cured epoxy flux into cured epoxy flux surrounding
individual of the solder masses; and
surrounding the cured epoxy flux that surrounds the individual solder masses
with an epoxy material that is different in composition from the epoxy flux.
## A. CLASSIFICATION OF SUBJECT MATTER

**HOIL 23/48(2006.01)i, HOIL 23/12(2006.01)1**

According to International Patent Classification (IPC) or to both national classification and IPC

## B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

HOIL 23/48; HOIL 21/60; HOIL 2940; HOIL 21/56; H05K 3/34; H05K 3/30; HOIL 23/12; HOIL 23/498

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

- Korean utility models and applications for utility models
- Japanese utility models and applications for utility models

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

eKOMPASS(KIPO internal) & keywords: TSV, flux, underfill, encapsulation

## C. DOCUMENTS CONSIDERED TO BE RELEVANT

<table>
<thead>
<tr>
<th>Category*</th>
<th>Citation of document, with indication, where appropriate, of the relevant passages</th>
<th>Relevant to claim No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>US 6841883 B1 (WARREN M. FARNWORTH et al.) 11 January 2005 See abstract , column 5, line 20 - column 6, line 22, column 17, lines 14-36 and figures IC-4H.</td>
<td>1-21</td>
</tr>
<tr>
<td>A</td>
<td>KR 10-2011-0131702 A (HYNIX SEMICONDUCTOR INC.) 07 December 2011 See abstract , paragraphs [0040]-[0050] and figures 4-5 .</td>
<td>1-21</td>
</tr>
<tr>
<td>A</td>
<td>US 2009-0321948 Al (DEAN WANG et al .) 31 December 2009 See abstract , paragraphs [0019]-[0029] and figures 1G-4B.</td>
<td>1-21</td>
</tr>
</tbody>
</table>

*Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"R" document member of the same patent family

Date of the actual completion of the international search

27 March 2013 (27.03.2013)

Date of mailing of the international search report

27 March 2013 (27.03.2013)

Name and mailing address of the ISA/KR

Facsimile No. 82-42-472-7140

Authorized officer

CHOI, Sang Won

Telephone No. 82-42-481-8291

Form PCT/ISA/210 (second sheet) (My 2009)
<table>
<thead>
<tr>
<th>Patent document cited in search report</th>
<th>Publication date</th>
<th>Patent family member(s)</th>
<th>Publication date</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>US 2005-0046038 A1</td>
<td>03.03.2005</td>
</tr>
<tr>
<td></td>
<td></td>
<td>US 2006-01 13682 A1</td>
<td>01.06.2006</td>
</tr>
<tr>
<td></td>
<td></td>
<td>US 7060526 B2</td>
<td>13.06.2006</td>
</tr>
<tr>
<td></td>
<td></td>
<td>US 7224051 B2</td>
<td>29.05.2007</td>
</tr>
<tr>
<td></td>
<td></td>
<td>US 7498675 B2</td>
<td>03.03.2009</td>
</tr>
<tr>
<td>KR 10-2010-0059 123 A</td>
<td>04.06.2010</td>
<td>KR 10-2010-0043767 A</td>
<td>29.04.2010</td>
</tr>
<tr>
<td></td>
<td></td>
<td>US 2010-0096753 A1</td>
<td>22.04.2010</td>
</tr>
<tr>
<td></td>
<td></td>
<td>US 8183673 B2</td>
<td>22.05.2012</td>
</tr>
<tr>
<td>KR 10-201 1-0004112 A</td>
<td>13.01.2011</td>
<td>None</td>
<td></td>
</tr>
</tbody>
</table>