



- (51) International Patent Classification:  
*H01L 29/66* (2006.01) *H01L 29/10* (2006.01)  
*H01L 29/78* (2006.01)
- (21) International Application Number:  
PCT/US2014/061226
- (22) International Filing Date:  
17 October 2014 (17.10.2014)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:  
61/908,003 22 November 2013 (22.11.2013) US  
14/269,828 5 May 2014 (05.05.2014) US
- (71) Applicant: **QUALCOMM INCORPORATED** [US/US];  
ATTN: International IP Administration, 5775 Morehouse  
Drive, San Diego, California 92121-1714 (US).
- (72) Inventors: **XU, Jeffrey Junhao**; 5775 Morehouse Drive,  
San Diego, California 92121-1714 (US). **YEAP, Choh  
Fei**; 5775 Morehouse Drive, San Diego, California 92121-  
1714 (US).
- (74) Agent: **LENKIN, Alan, M.**; Seyfarth Shaw LLP, Suite  
3500, 2029 Century Park East, Los Angeles, California  
90067-3021 (US).


- (81) Designated States (unless otherwise indicated, for every  
kind of national protection available): AE, AG, AL, AM,  
AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY,  
BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM,  
DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT,  
HN, HR, HU, ID, IL, IN, IR, IS, JP, KE, KG, KN, KP, KR,  
KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG,  
MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM,  
PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC,  
SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN,  
TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.
- (84) Designated States (unless otherwise indicated, for every  
kind of regional protection available): ARIPO (BW, GH,  
GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ,  
TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU,  
TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE,  
DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU,  
LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK,  
SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ,  
GW, KM, ML, MR, NE, SN, TD, TG).

**Declarations under Rule 4.17:**

- as to applicant's entitlement to apply for and be granted a  
patent (Rule 4.17(ii))

[Continued on next page]

- (54) Title: SILICON GERMANIUM FINFET FORMATION



**FIG. 7**

(57) Abstract: Methods for fabricating a fin in a fin field effect transistor (FinFET), include exposing a single crystal fin structure coupled to a substrate of the FinFET. The single crystal fin structure is of a first material. The method further includes implanting a second material into the exposed single crystal fin structure at a first temperature. The first temperature reduces amorphization of the single crystal fin structure. The implanted single crystal fin structure comprises at least 20% of the first material. The method also includes annealing the implanted fin structure at a second temperature. The second temperature reduces crystal defects in the implanted fin structure to form the fin.



— *as to the applicant's entitlement to claim the priority of  
the earlier application (Rule 4.17(iii))*

**Published:**

— *with international search report (Art. 21(3))*

## **SILICON GERMANIUM FINFET FORMATION**

### **CROSS-REFERENCE TO RELATED APPLICATION**

[0001] This application claims the benefit under 35 U.S.C. § 119(e) to United States Provisional Patent Application No. 61/908,003 entitled “SILICON GERMANIUM FINFET FORMATION,” filed on November 22, 2013, the disclosure of which is expressly incorporated by reference herein in its entirety.

### **BACKGROUND**

#### **Field**

[0002] Aspects of the present disclosure relate to semiconductor devices, and more particularly to silicon germanium (SiGe) use in field effect transistor (FET) structures having fin (FinFET) channels.

#### **Background**

[0003] SiGe has been widely reviewed as a promising material for p-channel metal-oxide-semiconductor (PMOS) devices. SiGe has a compressive strain that increases the hole mobility in the material. In standard FET geometries, imparting a strain in semiconductor chip regions, such as the source and drain regions of a FET, is common. In FinFET structures, however, the volume of the fin available for strain engineering is small. As fin geometries are reduced, such as in 10 nanometer device designs, fabrication of SiGe fins is expensive and difficult to achieve.

### **SUMMARY**

[0004] A method for fabricating a fin in a fin field effect transistor (FinFET) includes exposing a single crystal fin structure coupled to a substrate of the FinFET. The single crystal fin structure is made of a first material. The method also includes implanting a second material into an exposed portion of the single crystal fin structure at a first temperature. The first temperature reduces amorphization of the single crystal fin structure. The implanted single crystal fin structure includes at least 20% of the first material. The method also includes annealing the implanted fin structure at a second temperature that reduces crystal defects in the implanted fin structure to form the fin.

[0005] A silicon-germanium (SiGe) fin field effect transistor (FinFET) includes a substrate and a single crystal fin structure comprising at least 20% implanted germanium. The single crystal fin structure is coupled to the substrate with a graded junction.

[0006] A silicon-germanium (SiGe) fin field effect transistor (FinFET) includes means for supporting a current channel and means for carrying current comprising at least 20% implanted germanium. The carrying means is coupled to the supporting means with a graded junction.

[0007] This has outlined, rather broadly, the features and technical advantages of the present disclosure in order that the detailed description that follows may be better understood. Additional features and advantages of the disclosure will be described below. It should be appreciated by those skilled in the art that this disclosure may be readily utilized as a basis for modifying or designing other structures for carrying out the same purposes of the present disclosure. It should also be realized by those skilled in the art that such equivalent constructions do not depart from the teachings of the disclosure as set forth in the appended claims. The novel features, which are believed to be characteristic of the disclosure, both as to its organization and method of operation, together with further objects and advantages, will be better understood from the following description when considered in connection with the accompanying figures. It is to be expressly understood, however, that each of the figures is provided for the purpose of illustration and description only and is not intended as a definition of the limits of the present disclosure.

### **BRIEF DESCRIPTION OF THE DRAWINGS**

[0008] For a more complete understanding of the present disclosure, reference is now made to the following description taken in conjunction with the accompanying drawings.

[0009] FIGURES 1A - 1D illustrate side views of a FinFET semiconductor device.

[0010] FIGURE 2 illustrates a side view of the fin structures of a FinFET semiconductor device in accordance with one aspect of the present disclosure.

[0011] FIGURE 3 illustrates etching isolation material instead of etching or removing the fin structure.

[0012] FIGURE 4 illustrates implanting dopant atoms into the fin structures of a FinFET semiconductor device in accordance with one aspect of the present disclosure.

[0013] FIGURE 5 illustrates a side view of a doped fin structure in accordance with one aspect of the present disclosure.

[0014] FIGURE 6 illustrates the growth of an oxide around the doped fin structure in accordance with one aspect of the present disclosure.

[0015] FIGURE 7 illustrates removal of the oxide from the doped fin structure to produce a final fin structure in accordance with one aspect of the present disclosure.

[0016] FIGURE 8 is a process flow diagram illustrating a method for fabricating a silicon-germanium (SiGe) fin in a fin field effect transistor (FinFET) according to an aspect of the present disclosure.

[0017] FIGURE 9 is a block diagram showing an exemplary wireless communication system in which a configuration of the disclosure may be advantageously employed.

[0018] FIGURE 10 is a block diagram illustrating a design workstation used for circuit, layout, and logic design of a semiconductor component according to one configuration.

## DETAILED DESCRIPTION

[0019] The detailed description set forth below, in connection with the appended drawings, is intended as a description of various configurations and is not intended to represent the only configurations in which the concepts described herein may be practiced. The detailed description includes specific details for the purpose of providing a thorough understanding of the various concepts. It will be apparent to those skilled in the art, however, that these concepts may be practiced without these specific details. In some instances, well-known structures and components are shown in block diagram form in order to avoid obscuring such concepts. As described herein, the use of the term “and/or” is intended to represent an “inclusive OR”, and the use of the term “or” is intended to represent an “exclusive OR”.

[0020] A high mobility conduction channel is desirable for high performance transistors. Material selection and strain engineering are design features that are used to alter the mobility of charge carriers in the channel of transistors. In metal-oxide-semiconductor (MOS) field effect transistors (MOSFETs), strain engineering is used, but in fin-based structures (FinFETs), the use of strained materials is challenging. There are more free surfaces in FinFET structures, and the source/drain volume available for strain engineering is small compared to other FET geometries and techniques.

[0021] Silicon germanium (SiGe) is considered as a leading candidate for 10 nanometer and smaller PMOS devices. SiGe fin formation in the related art utilizes an etch or recess of the Si fin followed by epitaxial growth of SiGe in the recess. A chemical-mechanical planarization (CMP) process is often used to remove overgrown SiGe above the shallow trench isolation (STI) material to form the SiGe fins. The cost of this related art process is high, resulting in high cost FinFET devices.

[0022] Further, although a SiGe fin grown on a silicon template often possesses uniaxial compressive stress along the fin length, epitaxially grown SiGe uses a thermal anneal at temperatures exceeding 900 degrees Centigrade to cure epitaxial growth defects. This anneal will likely relax the uniaxial stress in the SiGe, which may reduce the hole mobility in the SiGe channel.

[0023] FIGURES 1A - 1D illustrate side views of a FinFET semiconductor device. FIGURE 1A shows a substrate 100, isolation material 102, and fin structures 104. The substrate 100 may be a semiconductor material, such as silicon. The isolation material 102 may be a shallow trench isolation (STI) material, such as silicon oxide or silicon nitride, or other materials. The fin structures 104 may be crystalline, and may be a part of a single crystal structure along with the substrate 100.

[0024] In related art approaches, the fin structures 104 are etched or otherwise removed to create a recess 106 as shown in FIGURE 1B. The isolation material 102 serves as the form for the recess 106. In FIGURE 1C, a material 108 is grown within the recesses 106, and may be grown over a surface 110 of the isolation material 102. The overgrowth of the material 108 is removed via etching or polishing (e.g., CMP), to create the fin structure 112 as shown in FIGURE 1D. The material 108 may be SiGe.

When the material 108 is SiGe, the growth across the substrate 100 and in the recess 106 is of a uniform percentage of germanium, which limits the number of voltage thresholds of the devices on the substrate 100 using the material 108. Further, an interface 114 may have an abrupt boundary, which may limit the minimum size of the fin structure 112.

[0025] Once the fin structure 104 is formed as shown in FIGURE 1D, the fin structure 104 is annealed to reduce growth defects within the fin structure 104. This annealing may take place at elevated temperatures, such as temperatures over 900 degrees Centigrade, which may amorphize the fin structure 112 and/or relax the compressive strain along the length of the fin structure 112. Reducing or relaxing the compressive strain along the fin structure 112 reduces the carrier mobility in the fin structure 112, and the advantages of using the material 108 in the fin structure 112 are reduced as a result.

[0026] FIGURES 2 through 7 illustrate side views of a FinFET semiconductor device in accordance with one or more aspects of the present disclosure. FIGURE 2 illustrates a side view of the fin structures of a FinFET semiconductor device in accordance with one aspect of the present disclosure. In this configuration, the fin structures 104 are shown as single crystal structures formed as part of the substrate 100, with the isolation material 102 between the fin structures 104. The substrate 100 may be a semiconductor material, such as silicon. The isolation material 102 may be a shallow trench isolation (STI) material, such as silicon oxide or silicon nitride, or other like material.

[0027] FIGURE 3 illustrates an etch 300, that etches the isolation material 102. In this configuration, the isolation material is etched, rather than etching or removing the fin structure 104, as shown in FIGURE 1B. The etch 300 may be performed using a hydrofluoric acid (HF) etch, or may be performed using a chemical wet/vapor etch (CWE) process using other etchants or other like etch process.

[0028] FIGURE 4 illustrates implanting dopant atoms into the fin structures of a FinFET semiconductor device in accordance with one aspect of the present disclosure. In this aspect of the disclosure, an implantation 400 implants the dopant atoms into the fin structures 104. The implantation 400, in this aspect of the present disclosure, implants germanium into the fin structures 104. The implantation may be performed to

form a compound semiconductor material in the fin structure 112, rather than to dope the fin structure 112. For example, germanium is used when the implantation 400 may implant any percentage of germanium in the fin structure 112, (e.g., from 1% to 99%). Germanium may be implanted at a percentage of at least 20%. Although described with respect to germanium, other materials may be implanted at other percentages without departing from the scope of the present disclosure. In one example configuration, a first atomic radius of the first material is different from a second atomic radius of the second material by less than fifteen percent. Further, although described with respect to a binary compound semiconductor, tertiary, quaternary, or other combinations of several materials (e.g., semiconductor, conductive or insulative materials) may be implanted into the fin structure 112 without departing from the scope of the present disclosure. In one configuration, a third material is implanted into the fin at a third temperature that reduces amorphization of the single crystal fin.

**[0029]** The implantation 400 may be performed at an angle that is not perpendicular or parallel to the surfaces of the fin structures 104. Further, the amount of the implantation 400 of the specified materials (e.g., germanium) may be controlled for various ones of the fin structures 104 to control the percentage of dopant atoms in each of the fin structures 104. This aspect of the present disclosure may allow for a larger number of voltage thresholds for the devices employing the fin structures 104 on a given substrate 100. The implantation 400 may be performed at an elevated temperature (~600°C) to reduce the possibility of amorphization of the fin structure 104.

**[0030]** FIGURE 5 illustrates a side view of a doped fin structure in accordance with one aspect of the present disclosure. In FIGURE 5, a doped fin structure 500 is shown in which the doped fin structure 500 is slightly larger than the fin structure 104, and overlaps the isolation material 102. Because the implantation 400 has added material (e.g., the implanted material from the implantation) into the fin structure 104, the doped fin structure 500 is shown slightly larger than the fin structure 104.

**[0031]** FIGURE 6 illustrates the growth of an oxide around the doped fin structure in accordance with one aspect of the present disclosure. Representatively, an oxide 600 is grown around the doped fin structure 500. In an aspect of the present disclosure, when the doped fin structure 500 is annealed, the presence of oxygen in the anneal process



oxidizes with some of the silicon in the doped fin structure 500 (e.g., a germanium-doped silicon fin structure). This creates the oxide 600, which in an aspect of the present disclosure is silicon oxide. The anneal, in this aspect of the present disclosure, takes place at a high temperature, which may be at approximately 1000-1300 degrees Centigrade, which forms the oxide 600 and reduces the crystal lattice defects (e.g., stacking defects, implantation damage, etc.) in the doped fin structure 500.

[0032] FIGURE 7 illustrates removal of the oxide from the doped fin structure to produce a final fin structure in accordance with one aspect of the present disclosure. In particular, the oxide 600 is removed from the doped fin structure 500 to produce a final fin structure 700. Now that some material has been removed from the doped fin structure 500 through the creation of the oxide 600 and through the etch process to remove the oxide 600, the final fin structure 700 is shown as further aligned with the original width of the fin structure 104. Further, an interface 702 is less abrupt than the interface 114 shown in FIGURES 1A to 1D because it was formed from a single crystal structure emanating from the substrate 100.

[0033] The anneal of FIGURE 6 also drives dopant atoms into the substrate 100, which reduces the heterogeneous nature of the interface 702. In an aspect of the present disclosure, the final fin structure 700 is self-aligned to an original version of the fin structure 104. Further, as described above, the concentration of dopant material, e.g., germanium, in the final fin structure 700 can be controlled using different doses of dopant material during the implantation 400. As such, multiple dopant concentrations for different type of devices on the same substrate 100 can be realized in an aspect of the present disclosure. Further, the present disclosure provides a final fin structure that is less expensive to produce than that of conventional SiGe FinFETs using epitaxial growth.

[0034] FIGURE 8 is a process flow diagram illustrating a method 800 for fabricating a fin field effect transistor (FinFET) device according to an aspect of the present disclosure. In block 802 a single crystal fin structure coupled to a substrate is exposed. For example, as shown in FIGURE 3, an etch 300 is performed to etch the isolation material. In block 804, a first material is implanted into the exposed single crystal fin structure at a first temperature. For example, FIGURE 4 illustrates an implantation 400

of dopant atoms into the fin structure 104. The first temperature is selected to reduce amorphization of the single crystal fin structure. In this example, the implantation 400 is performed at an elevated temperature ( $\sim 600^{\circ}\text{C}$ ) to reduce the possibility of amorphization of the fin structure 104.

[0035] In block 806, the implanted fin structure is annealed at a second temperature, as shown in FIGURE 6. The second temperature reduce crystal defects in the implanted fin structure. For example, the anneal, in this aspect of the present disclosure, takes place at a high temperature, which may be at approximately 1000-1300 degrees Centigrade. The anneal at the second temperature forms the oxide 600 and reduces the crystal lattice defects (e.g., stacking defects, implantation damage, etc.) in the doped fin structure 500.

[0036] According to a further aspect of the present disclosure, a silicon-germanium (SiGe) fin field effect transistor (FinFET) is described. In one configuration, the FinFET includes means for supporting a current channel. The supporting means may be substrate 100. The FinFET also includes means for carrying current comprising implanted germanium. The current carrying means may be the final fin structure 700. In another aspect, the aforementioned means may be any module or any apparatus configured to perform the functions recited by the aforementioned means.

[0037] FIGURE 9 is a block diagram showing an exemplary wireless communication system 900 in which an aspect of the disclosure may be advantageously employed. For purposes of illustration, FIGURE 9 shows three remote units 920, 930, and 950 and two base stations 940. It will be recognized that wireless communication systems may have many more remote units and base stations. Remote units 920, 930, and 950 include IC devices 925A, 925C, and 925B that include the disclosed FinFET devices. It will be recognized that other devices may also include the disclosed FinFET devices, such as the base stations, switching devices, and network equipment. FIGURE 9 shows forward link signals 980 from the base station 940 to the remote units 920, 930, and 950 and reverse link signals 990 from the remote units 920, 930, and 950 to base stations 940.

[0038] In FIGURE 9, remote unit 920 is shown as a mobile telephone, remote unit 930 is shown as a portable computer, and remote unit 950 is shown as a fixed location remote unit in a wireless local loop system. For example, the remote units may be

mobile phones, hand-held personal communication systems (PCS) units, portable data units such as personal data assistants, GPS enabled devices, navigation devices, set top boxes, music players, video players, entertainment units, fixed location data units such as meter reading equipment, or other devices that store or retrieve data or computer instructions, or combinations thereof. Although FIGURE 9 illustrates remote units according to the aspects of the disclosure, the disclosure is not limited to these exemplary illustrated units. Aspects of the disclosure may be suitably employed in many devices, which include the disclosed FinFET devices.

[0039] FIGURE 10 is a block diagram illustrating a design workstation used for circuit, layout, and logic design of a semiconductor component, such as the FinFET devices disclosed above. A design workstation 1000 includes a hard disk 1001 containing operating system software, support files, and design software such as Cadence or OrCAD. The design workstation 1000 also includes a display 1002 to facilitate design of a circuit 1010 or a semiconductor component 1012 such as a FinFET device. A storage medium 1004 is provided for tangibly storing the design of the circuit 1010 or the semiconductor component 1012. The design of the circuit 1010 or the semiconductor component 1012 may be stored on the storage medium 1004 in a file format such as GDSII or GERBER. The storage medium 1004 may be a CD-ROM, DVD, hard disk, flash memory, or other appropriate device. Furthermore, the design workstation 1000 includes a drive apparatus 1003 for accepting input from or writing output to the storage medium 1004.

[0040] Data recorded on the storage medium 1004 may specify logic circuit configurations, pattern data for photolithography masks, or mask pattern data for serial write tools such as electron beam lithography. The data may further include logic verification data such as timing diagrams or net circuits associated with logic simulations. Providing data on the storage medium 1004 facilitates the design of the circuit 1010 or the semiconductor component 1012 by decreasing the number of processes for designing semiconductor wafers.

[0041] For a firmware and/or software implementation, the methodologies may be implemented with modules (e.g., procedures, functions, and so on) that perform the functions described herein. A machine-readable medium tangibly embodying

instructions may be used in implementing the methodologies described herein. For example, software codes may be stored in a memory and executed by a processor unit. Memory may be implemented within the processor unit or external to the processor unit. As used herein, the term “memory” refers to types of long term, short term, volatile, nonvolatile, or other memory and is not to be limited to a particular type of memory or number of memories, or type of media upon which memory is stored.

[0042] If implemented in firmware and/or software, the functions may be stored as one or more instructions or code on a computer-readable medium. Examples include computer-readable media encoded with a data structure and computer-readable media encoded with a computer program. Computer-readable media includes physical computer storage media. A storage medium may be an available medium that can be accessed by a computer. By way of example, and not limitation, such computer-readable media can include RAM, ROM, EEPROM, CD-ROM or other optical disk storage, magnetic disk storage or other magnetic storage devices, or other medium that can be used to store desired program code in the form of instructions or data structures and that can be accessed by a computer; disk and disc, as used herein, includes compact disc (CD), laser disc, optical disc, digital versatile disc (DVD), floppy disk and Blu-ray disc where disks usually reproduce data magnetically, while discs reproduce data optically with lasers. Combinations of the above should also be included within the scope of computer-readable media.

[0043] In addition to storage on computer readable medium, instructions and/or data may be provided as signals on transmission media included in a communication apparatus. For example, a communication apparatus may include a transceiver having signals indicative of instructions and data. The instructions and data are configured to cause one or more processors to implement the functions outlined in the claims.

[0044] Although the present disclosure and its advantages have been described in detail, it should be understood that various changes, substitutions and alterations can be made herein without departing from the technology of the disclosure as defined by the appended claims. For example, relational terms, such as “above” and “below” are used with respect to a substrate or electronic device. Of course, if the substrate or electronic device is inverted, above becomes below, and vice versa. Additionally, if oriented

sideways, above and below may refer to sides of a substrate or electronic device. Moreover, the scope of the present application is not intended to be limited to the particular configurations of the process, machine, manufacture, composition of matter, means, methods and steps described in the specification. As one of ordinary skill in the art will readily appreciate from the disclosure, processes, machines, manufacture, compositions of matter, means, methods, or steps, presently existing or later to be developed that perform substantially the same function or achieve substantially the same result as the corresponding configurations described herein may be utilized according to the present disclosure. Accordingly, the appended claims are intended to include within their scope such processes, machines, manufacture, compositions of matter, means, methods, or steps.

**[0045]** Those of skill would further appreciate that the various illustrative logical blocks, modules, circuits, and algorithm steps described in connection with the disclosure herein may be implemented as electronic hardware, computer software, or combinations of both. To clearly illustrate this interchangeability of hardware and software, various illustrative components, blocks, modules, circuits, and steps have been described above generally in terms of their functionality. Whether such functionality is implemented as hardware or software depends upon the particular application and design constraints imposed on the overall system. Skilled artisans may implement the described functionality in varying ways for each particular application, but such implementation decisions should not be interpreted as causing a departure from the scope of the present disclosure.

**[0046]** The various illustrative logical blocks, modules, and circuits described in connection with the disclosure herein may be implemented or performed with a general-purpose processor, a digital signal processor (DSP), an application specific integrated circuit (ASIC), a field programmable gate array (FPGA) or other programmable logic device, discrete gate or transistor logic, discrete hardware components, or any combination thereof designed to perform the functions described herein. A general-purpose processor may be a microprocessor, but in the alternative, the processor may be any conventional processor, controller, microcontroller, or state machine. A processor may also be implemented as a combination of computing devices, e.g., a combination of

a DSP and a microprocessor, multiple microprocessors, one or more microprocessors in conjunction with a DSP core, or any other such configuration.

[0047] The steps of a method or algorithm described in connection with the disclosure may be embodied directly in hardware, in a software module executed by a processor, or in a combination of the two. A software module may reside in RAM, flash memory, ROM, EPROM, EEPROM, registers, hard disk, a removable disk, a CD-ROM, or any other form of storage medium known in the art. An exemplary storage medium is coupled to the processor such that the processor can read information from, and write information to, the storage medium. In the alternative, the storage medium may be integral to the processor. The processor and the storage medium may reside in an ASIC. The ASIC may reside in a user terminal. In the alternative, the processor and the storage medium may reside as discrete components in a user terminal.

[0048] In one or more exemplary designs, the functions described may be implemented in hardware, software, firmware, or any combination thereof. If implemented in software, the functions may be stored on or transmitted over as one or more instructions or code on a computer-readable medium. Computer-readable media includes both computer storage media and communication media including any medium that facilitates transfer of a computer program from one place to another. A storage media may be any available media that can be accessed by a general purpose or special purpose computer. By way of example, and not limitation, such computer-readable media can include RAM, ROM, EEPROM, CD-ROM or other optical disk storage, magnetic disk storage or other magnetic storage devices, or any other medium that can be used to carry or store specified program code means in the form of instructions or data structures and that can be accessed by a general-purpose or special-purpose computer, or a general-purpose or special-purpose processor. Also, any connection is properly termed a computer-readable medium. For example, if the software is transmitted from a website, server, or other remote source using a coaxial cable, fiber optic cable, twisted pair, digital subscriber line (DSL), or wireless technologies such as infrared, radio, and microwave, then the coaxial cable, fiber optic cable, twisted pair, DSL, or wireless technologies such as infrared, radio, and microwave are included in the definition of medium. Disk and disc, as used herein, includes compact disc (CD), laser disc, optical disc, digital versatile disc (DVD), floppy disk and Blu-ray disc where

disks usually reproduce data magnetically, while discs reproduce data optically with lasers. Combinations of the above should also be included within the scope of computer-readable media.

[0049] The previous description of the disclosure is provided to enable any person skilled in the art to make or use the disclosure. Various modifications to the disclosure will be readily apparent to those skilled in the art, and the generic principles defined herein may be applied to other variations without departing from the spirit or scope of the disclosure. Thus, the disclosure is not intended to be limited to the examples and designs described herein but is to be accorded the widest scope consistent with the principles and novel features disclosed herein.

## CLAIMS

### WHAT IS CLAIMED IS:

1. A method for fabricating a fin in a fin field effect transistor (FinFET), comprising:
  - exposing a single crystal fin structure coupled to a substrate of the FinFET, the single crystal fin structure being of a first material;
  - implanting a second material into an exposed portion of the single crystal fin structure at a first temperature that reduces amorphization of the single crystal fin structure, the implanted single crystal fin structure comprising at least 20% of the first material; and
  - annealing the implanted fin structure at a second temperature that reduces crystal defects in the implanted fin structure to form the fin.
2. The method of claim 1, in which the substrate comprises silicon.
3. The method of claim 1, in which the second material is germanium (Ge).
4. The method of claim 1, in which the implanting occurs at an angle that is not perpendicular to any surface of the fin.
5. The method of claim 1, in which the first temperature is higher than the second temperature.
6. The method of claim 1, in which a first atomic radius of the first material is different from a second atomic radius of the second material by less than fifteen percent.
7. The method of claim 1, further comprising implanting a third material into the exposed portion of the single crystal fin structure at a third temperature, in which the third temperature reduces amorphization of the single crystal fin structure.
8. The method of claim 1, further comprising integrating the FinFET into a mobile phone, a set top box, a music player, a video player, an entertainment unit, a navigation device, a computer, a hand-held personal communication systems (PCS) unit, a portable data unit, and/or a fixed location data unit.



9. A silicon-germanium (SiGe) fin field effect transistor (FinFET), comprising:
- a substrate, and
  - a single crystal fin structure comprising at least 20% implanted germanium, the single crystal fin structure coupled to the substrate with a graded junction.
10. The SiGe FinFET of claim 9, in which the substrate comprises silicon.
11. The SiGe FinFET of claim 9, in which the single crystal fin structure has a reduced amorphization.
12. The SiGe FinFET of claim 9, in which the germanium is implanted at an angle that is not perpendicular to any surface of the single crystal fin structure.
13. The SiGe FinFET of claim 9 integrated into a mobile phone, a set top box, a music player, a video player, an entertainment unit, a navigation device, a computer, a hand-held personal communication systems (PCS) unit, a portable data unit, and/or a fixed location data unit.
14. A silicon-germanium (SiGe) fin field effect transistor (FinFET), comprising:
- means for supporting a current channel; and
  - means for carrying current comprising at least 20% implanted germanium, in which the carrying means is coupled to the supporting means with a graded junction.
15. The SiGe FinFET of claim 14, in which the supporting means comprises crystalline silicon.
16. The SiGe FinFET of claim 14, in which the current carrying means has a reduced amorphization.
17. The SiGe FinFET of claim 14, in which the germanium is implanted at an angle that is not perpendicular to any surface of the current carrying means.
18. The FinFET of claim 14 integrated into a mobile phone, a set top box, a music player, a video player, an entertainment unit, a navigation device, a computer, a

hand-held personal communication systems (PCS) unit, a portable data unit, and/or a fixed location data unit.

19. A method for fabricating a silicon-germanium (SiGe) fin in a fin field effect transistor (FinFET), comprising the steps for:

exposing a single crystal fin structure coupled to a substrate;

implanting a first material into an exposed portion of the single crystal fin structure at a first temperature that reduces amorphization of the single crystal fin structure, the implanted single crystal fin structure comprising at least 20% of the first material; and

annealing the implanted fin structure at a second temperature that reduces crystal defects in the implanted fin structure.

20. The method of claim 19, further comprising the step for integrating the FinFET into a mobile phone, a set top box, a music player, a video player, an entertainment unit, a navigation device, a computer, a hand-held personal communication systems (PCS) unit, a portable data unit, and/or a fixed location data unit.




FIG. 1A




FIG. 1B




FIG. 1C




FIG. 1D




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6





FIG. 7

5/7

**FIG. 8**




FIG. 9






FIG. 10

## INTERNATIONAL SEARCH REPORT

International application No

PCT/US2014/061226

A. CLASSIFICATION OF SUBJECT MATTER  
 INV. H01L29/66 H01L29/78 H01L29/10  
 ADD.

According to International Patent Classification (IPC) or to both national classification and IPC

## B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)  
 H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

EPO-Internal, WPI Data

## C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	CN 103 187 297 A (SEMICONDUCTOR MFG INT SHANGHAI) 3 July 2013 (2013-07-03)	9-18
Y	the whole document	1-8, 19, 20
Y	<p>-----</p> <p>PELAZ L ET AL: "Atomistic process modeling based on Kinetic Monte Carlo and Molecular Dynamics for optimization of advanced devices", ELECTRON DEVICES MEETING (IEDM), 2009 IEEE INTERNATIONAL, IEEE, PISCATAWAY, NJ, USA, 7 December 2009 (2009-12-07), pages 1-4, XP031644491, ISBN: 978-1-4244-5639-0 the whole document</p> <p>-----</p> <p>-/--</p>	1-8, 19, 20



Further documents are listed in the continuation of Box C.



See patent family annex.

\* Special categories of cited documents :

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

5 January 2015

Date of mailing of the international search report

13/01/2015

Name and mailing address of the ISA/

European Patent Office, P.B. 5818 Patentlaan 2  
 NL - 2280 HV Rijswijk  
 Tel. (+31-70) 340-2040,  
 Fax: (+31-70) 340-3016

Authorized officer

Hoffmann, Niels

## INTERNATIONAL SEARCH REPORT

International application No  
PCT/US2014/061226

C(Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 2006/163581 A1 (SUVKhanov AGAJAN [US]) 27 July 2006 (2006-07-27) paragraph [0007] paragraph [0016] paragraph [0023] claims 13-16 -----	1-20
A	US 2011/171795 A1 (TSAI CHUN HSIUNG [TW] ET AL) 14 July 2011 (2011-07-14) paragraph [0016] - paragraph [0017] -----	1-8, 19, 20
A	US 2008/003725 A1 (ORLOWSKI MARIUS K [US] ORLOWSKI MARIUS [US]) 3 January 2008 (2008-01-03) paragraph [0031] - paragraph [0032] -----	1-20
A	WO 2012/068088 A1 (VARIAN SEMICONDUCTOR EQUIPMENT [US]; EROKHIN YURI [US]; STEEN LOUIS [U]) 24 May 2012 (2012-05-24) page 1, line 11 - line 31 -----	1-8, 19, 20
A	US 2013/252349 A1 (PRADHAN NILAY ANIL [US] ET AL) 26 September 2013 (2013-09-26) paragraph [0021] - paragraph [0023] -----	1-8, 19, 20
A	US 2004/206951 A1 (MIRABEDINI MOHAMMAD R [US] ET AL) 21 October 2004 (2004-10-21) the whole document -----	1-20
A	HONG JIANG ET AL: "Electrical Properties of GeSi Surface- and Buried-Channel p-MOSFET's Fabricated by Ge Implantation", IEEE TRANSACTIONS ON ELECTRON DEVICES, IEEE SERVICE CENTER, PISCATAWAY, NJ, US, vol. 43, no. 1, 1 January 1996 (1996-01-01), XP011015701, ISSN: 0018-9383 the whole document -----	1-20
A	US 2013/109145 A1 (MIENO FUMITAKE [CN]) 2 May 2013 (2013-05-02) the whole document -----	1-20
A	US 2007/257315 A1 (BEDELL STEPHEN W [US] ET AL) 8 November 2007 (2007-11-08) paragraph [0010] -----	1-8, 19, 20
X,P	CN 103 972 104 A (UNIV TSINGHUA) 6 August 2014 (2014-08-06) the whole document -----	1-20

# INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No

PCT/US2014/061226

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
CN 103187297 A	03-07-2013	NONE	
US 2006163581 A1	27-07-2006	US 2006163581 A1	27-07-2006
		US 2008085589 A1	10-04-2008
US 2011171795 A1	14-07-2011	CN 102130059 A	20-07-2011
		TW 201125043 A	16-07-2011
		US 2011171795 A1	14-07-2011
US 2008003725 A1	03-01-2008	CN 101490857 A	22-07-2009
		KR 20090031525 A	26-03-2009
		TW 200802616 A	01-01-2008
		US 2008003725 A1	03-01-2008
		US 2010044762 A1	25-02-2010
		WO 2008005612 A1	10-01-2008
WO 2012068088 A1	24-05-2012	TW 201230133 A	16-07-2012
		US 2012135578 A1	31-05-2012
		WO 2012068088 A1	24-05-2012
US 2013252349 A1	26-09-2013	TW 201342439 A	16-10-2013
		US 2013252349 A1	26-09-2013
		WO 2013142688 A1	26-09-2013
US 2004206951 A1	21-10-2004	NONE	
US 2013109145 A1	02-05-2013	CN 102779753 A	14-11-2012
		US 2013109145 A1	02-05-2013
US 2007257315 A1	08-11-2007	CN 101438399 A	20-05-2009
		JP 2009535850 A	01-10-2009
		TW 200807571 A	01-02-2008
		US 2007257315 A1	08-11-2007
		US 2008258220 A1	23-10-2008
		WO 2007130333 A2	15-11-2007
CN 103972104 A	06-08-2014	NONE	