

(19) World Intellectual Property Organization  
International Bureau



(43) International Publication Date  
6 May 2004 (06.05.2004)

PCT

(10) International Publication Number  
**WO 2004/038807 A1**

(51) International Patent Classification<sup>7</sup>: **H01L 29/78**,  
21/336, 21/28, 29/49

Drive, Fremont, CA 94539 (US). **WANG, Haihong**,  
34170 Donahue Terrace, Fremont, CA 94555 (US).

(21) International Application Number:  
PCT/US2003/028680

(74) Agent: **COLLOPY, Daniel, R.**; Advanced Micro Devices, Inc., One AMD Place, Mail Stop 68, Sunnyvale, CA 94088-3453 (US).

(22) International Filing Date:  
12 September 2003 (12.09.2003)

(81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VC, VN, YU, ZA, ZM, ZW.

(25) Filing Language: English  
(26) Publication Language: English  
(30) Priority Data:  
60/415,179 30 September 2002 (30.09.2002) US  
10/335,492 31 December 2002 (31.12.2002) US

(84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).


(71) Applicant: **ADVANCED MICRO DEVICES, INC.** [US/US]; One AMD Place, P.O Box 3453, Mail Stop 68, Sunnyvale, CA 94088-3453 (US).  
(72) Inventors: **PATON, Eric, N.**; 498 Rio Grande Court, Morgan Hill, CA 95037 (US).  **XIANG, Qi**; 1119 Thames Drive, San Jose, CA 95129 (US). **BESSER, Paul, R.**; 1087 Yorktown Drive, Sunnyvale, CA 94087 (US).  **LIN, Ming-Ren**; 10970 Santa Teresa Drive, Cupertino, CA 95014 (US).  **NGO, Minh, Van**; 40986 Canyon Heights

**Published:**

— with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: MOSFETS INCORPORATING NICKEL GERMANOSILICIDED GATE AND METHODS OF THEIR FORMATION



(57) Abstract: A MOSFET gate or a MOSFET source or drain region comprises silicon germanium or polycrystalline silicon germanium. Silicidation with nickel is performed to form a nickel germanosilicide (62, 64) that preferably comprises the monosilicide phase of nickel silicide. The inclusion of germanium in the silicide provides a wider temperature range within which the monosilicide phase may be formed, while essentially preserving the superior sheet resistance exhibited by nickel monosilicide. As a result,

**WO 2004/038807 A1**

the nickel germanosilicide is capable of withstanding greater temperatures during subsequent processing than nickel monosilicide, yet provides approximately the same sheet resistance and other beneficial properties as nickel monosilicide.

## MOSFETS INCORPORATING NICKEL GERMANOSILICIDED GATE AND METHODS OF THEIR FORMATION

### 5 BACKGROUND OF THE INVENTION

#### 1. Field of the Invention

The invention pertains to metal oxide semiconductor field effect transistors (MOSFETs), and more particularly to silicon metal compounds used for forming contacts to MOSFET source and drain regions and gate electrodes.

#### 10 2. Related Technology

Metal oxide semiconductor field effect transistors (MOSFET) are the primary component of most semiconductor devices. Figure 1 shows a MOSFET formed in accordance with conventional technology. The MOSFET includes a semiconductor substrate 10 in which are formed deep source and drain regions 12 and shallow source and drain extensions 14. A polysilicon gate 16 overlies a gate oxide 18 and is protected by spacers 20 formed on its sidewalls. The source and drain regions 12 are coupled to conductive contacts 22 that are inlaid in a protective layer 24 such as borophosphosilicate glass (BPSG).

The conventional MOSFET utilizes silicide regions 26 to facilitate the formation of ohmic contacts having low contact resistance with the source and drain regions 12. A silicide region 28 is also formed on the gate 16 to form a structure conventionally referred to as a polycide gate. Conventionally, a refractory metal such as titanium, tungsten, tantalum or molybdenum was used for forming gate and source/drain silicides. More recently cobalt has been adopted as the preferred metal for silicide formation. The silicide regions serve as an interface that reduces the contact resistance between the underlying silicon and other materials such as aluminum that are traditionally used as a first level of connection for sources, drains and gates.

25 Silicide regions such as those shown in Figure 1 are typically made though a self-alignment process and are therefore sometimes referred to as "salicides" (Self Aligned siLICIDEs). In the salicide process, the gate and gate oxide are patterned together in a self-aligned fashion using a single hardmask, a low energy dopant implantation is performed to form the shallow source and drain extensions, the spacers are then formed on sidewalls of the gate and gate oxide, high energy dopant implantation is performed to form deep 30 source and drain regions, and then a conformal layer of a metal is formed over the entire structure. Thermal treatment is then performed to promote formation of a silicide compound comprising the metal and the silicon of the source and drain regions and the polysilicon of the gate. After performing thermal treatment for a time sufficient to produce a desired thickness of silicide, the remaining metal is removed, leaving silicide regions as shown in Figure 1.

35 Demands for increased device speed and performance have driven a continuous search for ways to reduce the size and increase the operating speed of MOSFETs. At the same time, further research has been directed toward identifying new materials that may be substituted for conventional materials to provide advantages such as greater ease of miniaturization and simplified process integration.

40 One material that is being considered as a replacement for the conventional refractory contact metals is nickel (Ni). Nickel forms three phases of nickel silicide: metal-rich di-nickel silicide ( $Ni_2Si$ ), nickel monosilicide ( $NiSi$ ), and silicon-rich nickel di-silicide ( $NiSi_2$ ). Nickel monosilicide is particularly preferred, as it has a low resistivity comparable to that of titanium, but consumes less silicon during silicide

formation and therefore lends itself to silicidation of very thin active regions. Nickel monosilicide sheet resistance also has no adverse line-width dependence, which is often a problem with the traditional refractory silicides. Nickel monosilicide sheet resistance has even been found to decrease in narrow lines because of an edge effect that is specific to nickel monosilicide. The mechanical stress of nickel monosilicide on a silicon substrate is less than that of titanium. In addition, contact resistance to p-type silicon is lower than that of titanium silicide, and is also low for n-type silicon. Nickel monosilicide also exhibits good adhesion to silicon. Therefore nickel monosilicide presents a desirable substitute for conventional refractory contact metals in MOSFETs with ultra-shallow source and drain diffusions.

One drawback of nickel monosilicide is that its thermal stability is relatively poor at temperatures typically encountered during MOSFET fabrication. Figure 2 shows a graph relating the sheet resistance of the three phases of nickel silicide compounds with their formation temperatures. As seen in Figure 2, nickel monosilicide is best formed between 300 - 600 degrees C, and when formed in that temperature range it provides a sheet resistance of less than three ohms per square. In contrast, the metal-rich di-nickel silicide and the silicon-rich nickel disilicide are formed at temperatures outside of this range, and each produces a significant increase in sheet resistance. As a result, the high process temperatures typically used in semiconductor processing for purposes such as source/drain implant anneals can promote the conversion of nickel monosilicide into nickel disilicide, and thereby increase the sheet resistance of the silicide. Therefore a design that uses nickel monosilicide is restricted in the thermal budget that is available for further processing.

Consequently, the current technology does not provide a manner of exploiting the beneficial features of nickel monosilicide without significantly restricting the thermal budget available for subsequent processing.

## SUMMARY OF THE INVENTION

In light of the advantages and disadvantages of nickel monosilicide as explained above, it is an object of the invention to harness the advantages of nickel as a contact metal in MOSFET source/drain and gate silicides while relaxing the thermal budget restrictions inherent in the known nickel monosilicide processes.

In accordance with an embodiment of the invention, the gate of a MOSFET is capped with a layer of polycrystalline polycrystalline silicon germanium. Silicidation with nickel is then performed to form a nickel-germanosilicide that preferably comprises the monosilicide phase of nickel silicide. The source and drain regions may also employ nickel germanosilicide. The incorporation of germanium in the silicide provides a wider temperature range within which the monosilicide may be formed, while essentially preserving the sheet resistance exhibited by nickel monosilicide. As a result, the nickel germanosilicide is capable of withstanding greater temperatures during subsequent processing than nickel monosilicide, yet provides approximately the same sheet resistance and other beneficial properties as nickel monosilicide.

In accordance with one embodiment of the invention, a MOSFET is manufactured from a semiconductor substrate having formed thereon a gate insulating layer, a polysilicon layer formed on the gate

insulating layer, and a polycrystalline silicon germanium layer formed on the polysilicon layer. The polycrystalline silicon germanium layer, the polysilicon layer and the gate insulating layer are patterned to form a gate insulator and a gate overlying the gate insulator, the gate comprising a lower polysilicon portion and an upper polycrystalline silicon germanium portion. A layer of nickel is then formed over at least the 5 upper polycrystalline silicon germanium portion of the gate, and thermal treatment is performed to form a nickel germanosilicide on the gate.

In accordance with another embodiment of the invention, a MOSFET includes source and drain regions, a channel region extending between the source and drain regions, a gate insulator overlying the channel region, and a polycide gate overlying the gate insulator. The polycide gate has a lower polysilicon 10 portion and an upper polycrystalline silicon germanium portion, and a nickel germanosilicide formed on the upper polycrystalline silicon germanium portion. Alternatively, at least one of the polycide gate and the source and drain regions comprises nickel germanosilicide.

#### DESCRIPTION OF THE DRAWINGS

15 Embodiments of the invention are described in conjunction with the following drawings, in which:

Figure 1 shows a cross-section of a conventional MOSFET employing a conventional polysilicon gate structure;

20 Figure 2 shows a graph relating the sheet resistance of nickel silicide to the thermal processing temperature used for its formation;

Figure 3 shows a graph relating the sheet resistances of nickel silicide and nickel germanosilicide to the thermal processing temperatures used for their formation;

Figures 4a, 4b, 4c, 4d, 4e and 4f show structures formed during fabrication of a MOSFET in accordance with a first preferred embodiment of the invention;

25 Figure 5 shows a MOSFET fabricated in accordance with a second preferred embodiment of the invention;

Figure 6 shows a MOSFET fabricated in accordance with a third preferred embodiment of the invention;

30 Figure 7 shows a MOSFET fabricated in accordance with a fourth preferred embodiment of the invention; and

Figure 8 shows a process flow for manufacturing devices in accordance with the preferred embodiments and alternative embodiments.

#### DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS

35 Figure 3 shows a graph relating the sheet resistances of nickel silicides and nickel germanosilicides to their formation temperatures. The graph of Figure 3 assumes a germanium/silicon composition  $Si_{1-x}Ge_x$ , where  $x$  is .1 - .4. As seen in Figure 3, the contours of the graph are similar for nickel silicides and nickel germanosilicides, varying between three to ten ohms per square, however the formation

temperature range for the silicon-rich phase of nickel germanosilicide is higher than that of the silicon-rich phase of nickel silicide. The ideal range for formation of the monosilicide phase of nickel germanosilicide lies in the range of approximately 300 degrees C to 700 degrees C. As a result, this enables the nickel germanosilicide to withstand higher processing temperatures without significant degradation of the

5 monosilicide phase.

Accordingly, a first preferred embodiment employs a nickel germanosilicide as a gate contact layer of a MOSFET. Structures formed during fabrication of such a device are illustrated in Figures 4a - 4f.

Figure 4a shows a structure from which the MOSFET of the first preferred embodiment is formed. The structure includes a silicon semiconductor substrate 40 on which is formed a gate insulating layer 42 such as silicon oxide, a polysilicon gate conducting layer 44, and a polycrystalline silicon germanium layer 46. The polycrystalline silicon germanium layer 46 preferably has a composition  $Si_{1-x}Ge_x$ , where x is typically in the range of .1 to .3, and is preferably approximately .2. The gate oxide layer 42 is preferably 10 - 30 Angstroms thick, the polysilicon gate conducting layer 44 is preferably 500 - 1000 Angstroms thick, and the silicon germanium layer 46 is preferably 300 - 600 Angstroms thick. Processes for forming the gate oxide and polysilicon layers are well known. The polycrystalline silicon germanium layer may be formed by chemical vapor deposition using  $Si_2H_6$  (disilane) and  $GeH_4$  (germane) as source gasses at a temperature of 600 - 900 degrees C, with a disilane partial pressure of 30 mPa, and a germane partial pressure of 60 mPa. Growth of the polycrystalline silicon germanium material may be initiated using these ratios, or alternatively the partial pressure of germane may be gradually increased beginning from a lower pressure or zero pressure to form a gradient composition. The polysilicon 44 and polycrystalline silicon germanium 46 layers may be formed in distinct processing steps, however it is preferable to form the layers in situ in a continuous process in which the portion of germanium source gas is gradually introduced so as to form a graded layer. It is noted that polycrystalline silicon germanium can be deposited at lower temperatures than are required for the deposition of polysilicon, and so temperature control may be implemented along with source gas control when forming a graded structure.

Figure 4b shows the structure of Figure 4a after patterning of the gate insulating layer, gate conducting layer and polycrystalline silicon germanium layer to form a self-aligned gate stack including an oxide gate insulator 48 and a gate comprising a lower polysilicon portion 50 and an upper polycrystalline silicon germanium portion 52.

Figure 4c shows the structure of Figure 4b after source and drain implantation and formation of gate spacers. To produce the structure of Figure 4c, low energy dopant implantation is performed on the structure of Figure 4b to form shallow source and drain extensions 54. Gate spacers 56 are then formed by depositing a conformal layer of a protective material such as silicon oxide, followed by anisotropic etching to remove deposited material from the top of the gate and from the substrate surface. Next, high energy dopant implantation is performed to form deep source and drain regions 58. During high energy implantation the gate spacers 56 serve as an implant mask that protects the underlying shallow source and drain extensions.

Figure 4d shows the structure of Figure 4c after formation of a conformal layer of nickel 60 over the substrate and gate stack, including the exposed surfaces of the source and drain regions 58 and the exposed surface of the gate stack. The nickel layer is preferable formed by physical vapor deposition (sputtering), but other well-known methods of metal layer formation may also be utilized.

5 Figure 4e shows the structure of Figure 4d after performing thermal processing on the structure of Figure 4d to promote formation of silicides between the nickel layer 60 and the silicon of the source and drain regions and the polycrystalline silicon germanium of the upper portion 52 of the gate. Thermal processing is preferably performed using a temperature range of 350 - 700 degrees C so as to form nickel germanosilicide containing primarily the monosilicide phase. Because the silicide formation process 10 consumes silicon, the thickness of the nickel germanosilicide layer is determined by the amount of time that thermal is performed. The resulting structure includes a nickel germanosilicide region 62 formed on the upper polycrystalline silicon germanium portion 52 of the gate, and nickel silicide regions 64 formed at the surfaces of the source and drain regions 56.

15 While the processing described with respect to Figures 4a - 4f represents a preferred manner of fabricating one type of MOSFET including a nickel germanosilicide gate, other manners of processing may be employed to realize the same structure or other MOSFET structures having a nickel germanosilicide gate. For example, while the preferred embodiment employs the technique of deposition of a layer of nickel followed by thermal processing, alternative methods may be employed to form a layer of nickel 20 germanosilicide, such as simultaneous evaporation of nickel, silicon and germanium, or co-sputtering of nickel, silicon and germanium, or sputtering from a nickel silicon germanium target. It should be appreciated that such alternative methods may require masking, etching and removal processing that are different from the processing of Figures 4a - 4f, and that may be tailored to the particular implementation in order to form nickel germanosilicide regions at appropriate locations of the MOSFET.

25 A structure in accordance with a second preferred embodiment of the invention is illustrated in Figure 5. The structure of Figure 5 differs from that of Figure 4f in that the substrate includes a layer of silicon germanium 70 on which is formed a thin layer of "strained" silicon 72. Strained silicon is a form of silicon in which a tensile strain is applied to the silicon lattice as a result of the difference in the 30 dimensionalities of the silicon lattice and the lattice of the underlying material on which it is formed. In the illustrated case, the silicon germanium lattice is more widely spaced than a pure silicon lattice, with the spacing becoming wider as the percentage of germanium increases. Because the silicon lattice aligns with the larger silicon germanium lattice during formation, a tensile strain is imparted to the silicon layer. In essence, the silicon atoms are pulled apart from one another. Relaxed silicon has a conductive band that contains six equal valence bands. The application of tensile strain to the silicon causes four of the six valence bands to increase in energy and two of the valence bands to decrease in energy. As a result of quantum effects, electrons 35 effectively weigh 30 percent less when passing through the lower energy bands. Thus the lower energy bands offer less resistance to electron flow. In addition, electrons meet with less vibrational energy from the nucleus of the silicon atom, which causes them to scatter at a rate of 500 to 1000 times less than in relaxed silicon. Consequently, carrier mobility is dramatically increased in strained silicon compared to relaxed silicon,

providing a potential increase in mobility of 80% or more for electrons and 20% or more for holes. The increase in mobility has been found to persist for current fields up to 1.5 megavolts/centimeter. These factors are believed to enable a device speed increase of 35% without further reduction of device size, or a 25% reduction in power consumption without a reduction in performance.

5 Accordingly, the structure of Figure 5 exploits the beneficial features of strained silicon by utilizing an epitaxial layer of strained silicon 72 supported by a silicon germanium layer 70. The source and drain regions 58 and the channel region are formed in the strained silicon 72. Therefore, the structure of Figure 5 is formed in a manner similar to that shown in Figures 4a - 4f, with the distinction that the initial layered structure shown in Figure 4a is altered so as to have a silicon germanium layer and a strained silicon 10 layer between the semiconductor substrate 40 and the gate insulating layer 42. The silicon germanium layer 70 preferably has a composition  $Si_{1-x}Ge_x$ , where  $x$  is approximately .2, and is more generally in the range of .1 to .3. Silicon germanium may be grown on a silicon wafer substrate, for example, by chemical vapor deposition using  $Si_2H_6$  (disilane) and  $GeH_4$  (germane) as source gases, with a substrate temperature of 600 to 900 degrees C, a  $Si_2H_6$  partial pressure of 30 mPa, and a  $GeH_4$  partial pressure of 60 mPa. Growth of the silicon germanium 15 material may be initiated using these ratios, or alternatively the partial pressure of  $GeH_4$  may be gradually increased beginning from a lower pressure or zero pressure to form a gradient composition. The strained silicon layer may then be grown on the silicon germanium layer, for example by chemical vapor deposition (CVD) using  $Si_2H_6$  as a source gas with a partial pressure of 30mPa and a substrate temperature of approximately 600 - 900 degrees C.

20 Figure 6 shows a structure in accordance with a third preferred embodiment. The structure of Figure 6 is similar to that of Figure 5 in that it employs strained silicon formed over a silicon germanium lattice. However, the strained silicon of the structure of Figure 6 is limited to a channel region 74 under the gate insulator 48 and spacer 56. Such a structure may be formed by etching an epitaxial strained silicon layer replacement of the etched strained silicon with silicon germanium prior to formation of the spacer 56 and 25 implantation of the deep source and drain regions 58. Alternatively the strained silicon channel region 74 may be formed in an inlaid manner prior to formation of the gate insulating layer and overlying layers. An advantage of structures having silicon germanium source and drain regions such as the structure of Figure 6 is that the advantages of strained silicon are incorporated into the device while also incorporating the benefits of nickel germanosilicide in the source and drain regions. In addition, such an embodiment may be particularly 30 desirable for providing precise control of source and drain geometry in PMOS implementations because of the reduced diffusion of boron (B) dopant in silicon germanium.

Figure 7 shows a structure in accordance with a fourth preferred embodiment of the invention. The structure of Figure 7 is a silicon on insulator (SOI) structure typically referred to as a vertical double gate MOSFET or FinFET. The structure comprises a monolithic semiconductor body 76 formed on an 35 insulating substrate 78. The semiconductor body includes source and drain regions 80 and a channel region 82 extending between the source and drain regions. A gate 84 is formed over and around the channel region 82 and is separated from the channel region by a gate insulator (not shown) and protected from the source and drain regions by dielectric spacers (not shown). In accordance with the invention, the gate includes a lower

polysilicon portion 86 and an upper polycrystalline silicon germanium portion 88 on which is formed a nickel germanosilicide 90. Nickel silicides 92 may also be formed on the source and drain regions. In one embodiment, the semiconductor body 76 is formed of silicon. In an alternative embodiment, the semiconductor body 76 may be formed of silicon germanium and capped with a layer of strained silicon. In 5 another alternative embodiment, the semiconductor body 76 may be formed of silicon germanium and capped with a layer of strained silicon in only the channel region, thus enabling the formation of nickel germanosilicide on the source and drain regions 80.

While the MOSFET structures of Figures 4f, 5, 6 and 7 represent the presently preferred embodiments, nickel germanosilicides have equal application to other types of MOSFET structures. For 10 example, other constructions such as inverted or bottom gate MOSFETS, in which the gate underlies the channel region, may also utilize nickel germanosilicide for providing low contact resistance to source and drain regions and to gates. Such alternative constructions may incorporate strained silicon in the channel regions and in the source and drain regions. As in the preferred embodiments described above, it is preferable that the nickel germanosilicide is comprised as much as possible by the nickel monosilicide phase.

15 It should therefore be understood that embodiments within the scope of the invention include a variety of MOSFET structures, each of which is characterized by the use of nickel germanosilicide as a silicide on a gate or in a source or drain region.

Figure 8 shows a process flow for manufacture of a MOSFET encompassing the aforementioned preferred embodiments and alternatives as well as additional alternative embodiments not 20 expressly described herein. Initially a semiconductor substrate is provided (100). The substrate has formed thereon a gate insulating layer, a polysilicon layer formed on the gate insulating layer, and a polycrystalline silicon germanium layer formed on the polysilicon layer. The polycrystalline silicon germanium layer, the polysilicon layer and the gate insulating layer are then patterned to form a gate insulator and a gate overlying the gate insulator (102). The gate thus includes a lower polysilicon portion and an upper polycrystalline 25 silicon germanium portion. A layer of nickel is formed over at least the upper polycrystalline silicon germanium portion of the gate (104). Thermal treatment is then performed to form a nickel germanosilicide on the gate (106). It is noted that the substrate referred to herein may comprise a semiconductor substrate, as used in the embodiments of Figures 4f, 5 and 6, or an insulating substrate having a semiconductor body previously patterned thereon, as used in the embodiment of Figure 8.

30 In further embodiments it may be desirable to perform additional types of processing or to form different types of structures. For example it may be preferable to alloy the nickel layer with another metal such as vanadium (Va), tantalum (Ta) or tungsten (W) to improve the phase stability of the germanosilicide. The additional metal may be implanted into the nickel layer or may be formed as a separate CVD or PVD layer over the nickel layer prior to germanosilicide formation. In other embodiments a 35 polycrystalline silicon germanium gate may be employed. In further embodiments, the polycrystalline silicon germanium portion of the gate may be formed by annealing a polysilicon gate in a germanium atmosphere or by implanting germanium into a polysilicon gate. In other embodiments, it may be desirable to perform a reduction in a hydrogen atmosphere to remove oxide prior to deposition of the nickel layer.

It will be apparent to those having ordinary skill in the art that the tasks described in the above processes are not necessarily exclusive of other tasks, but rather that further tasks may be incorporated into the above processes in accordance with the particular structures to be formed. For example, intermediate processing tasks such as formation and removal of passivation layers or protective layers between processing 5 tasks, formation and removal of photoresist masks and other masking layers, doping and counter-doping, cleaning, planarization, and other tasks, may be performed along with the tasks specifically described above. Further, the process need not be performed on an entire substrate such as an entire wafer, but rather may be performed selectively on sections of the substrate. Thus, while the embodiments illustrated in the figures and described above are presently preferred, it should be understood that these embodiments are offered by way of 10 example only. The invention is not limited to a particular embodiment, but extends to various modifications, combinations, and permutations that fall within the scope of the claimed inventions and their equivalents.

What is claimed is:

1. A process for forming a metal oxide semiconductor field effect transistor (MOSFET), comprising:

5 providing a semiconductor substrate having formed thereon a gate insulating layer (42), a polysilicon layer (44) formed on the gate insulating layer, and a polycrystalline silicon germanium (46) layer formed on the polysilicon layer;

10 patterning the polycrystalline silicon germanium layer (46), the polysilicon layer (44) and the gate insulating layer (42) to form a gate insulator (48) and a gate overlying the gate insulator, the gate comprising a lower polysilicon portion (50) and an upper polycrystalline silicon germanium portion (52);

15 forming a layer of nickel (60) over at least the upper polycrystalline silicon germanium portion (52) of the gate; and

performing thermal treatment to form a nickel germanosilicide (62) on the gate.

20 2. The process claimed in claim 1, wherein the nickel germanosilicide (62) comprises nickel monosilicide.

25 3. The process claimed in claim 1, wherein the polysilicon (44) and polycrystalline silicon germanium (46) are formed in situ.

4. The process claimed in claim 1, wherein forming a layer of nickel (60) is preceded by:  
implanting shallow source and drain extensions (54);  
forming a spacer (56) around the gate; and

implanting deep source and drain regions (58), and

25 wherein said layer of nickel (60) contacts the deep source and drain regions (58), and said thermal treatment forms a compound comprising nickel and silicon (64) in the source and drain regions.

30 5. The process claimed in claim 1, wherein the substrate comprises a surface layer of strained silicon (72) overlying a layer of silicon germanium (70).

35 6. The process claimed in claim 1, wherein said substrate comprises a layer of silicon germanium (70) having a strained silicon channel region (74) formed therein, said gate being patterned over said strained silicon channel region (74),

wherein source and drain regions of the MOSFET are formed in said layer of silicon germanium (70), and


35 wherein said layer of nickel (60) contacts the source and drain regions, and said thermal treatment forms nickel germanosilicide (64) in the source and drain regions.

7. A metal oxide semiconductor field effect transistor (MOSFET) device, comprising:  
source and drain regions;  
a channel region extending between the source and drain regions;  
a gate insulator (48) overlying the channel region; and  
5 a polycide gate overlying the gate insulator, the polycide gate comprising a lower polysilicon portion (50) and an upper polycrystalline silicon germanium portion (52), and a nickel germanosilicide (62) formed on the upper polycrystalline silicon germanium portion (52) of the gate.

8. The device claimed in claim 7, wherein the nickel germanosilicide (62) comprises nickel  
10 monosilicide.


9. The device claimed in claim 7, wherein the source and drain regions and the channel region  
comprise a semiconductor body (76) formed on an insulating layer (78) to thereby comprise a silicon on  
insulator (SOI) MOSFET.

15 10. A metal oxide semiconductor field effect transistor (MOSFET), comprising:  
source and drain regions;  
a channel region extending between the source and drain regions;  
a gate insulator (48) overlying the channel region; and  
20 a polycide gate overlying the gate insulator,  
wherein at least one of the polycide gate and the source and drain regions comprises nickel  
germanosilicide (62, 64).









**Figure 1**




Sheet Resistance  
ohm/ $\square$




**Figure 2**


**Figure 3****Figure 4a**

**Figure 4b****Figure 4c****Figure 4d****Figure 4e**

**Figure 4f****Figure 5****Figure 6**



**Figure 7**

**Figure 8**

# INTERNATIONAL SEARCH REPORT

International Application No  
PCT/US 03/28680

A. CLASSIFICATION OF SUBJECT MATTER IPC 7 H01L29/78 H01L21/336 H01L21/28 H01L29/49		
According to International Patent Classification (IPC) or to both national classification and IPC		
B. FIELDS SEARCHED Minimum documentation searched (classification system followed by classification symbols) IPC 7 H01L		
Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched		
Electronic data base consulted during the international search (name of data base and, where practical, search terms used) EPO-Internal, PAJ, WPI Data, COMPENDEX, INSPEC, IBM-TDB		
C. DOCUMENTS CONSIDERED TO BE RELEVANT		
Category	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 2002/130393 A1 (TAKAYANAGI MARIKO ET AL) 19 September 2002 (2002-09-19) paragraph '0061! - paragraph '0064! paragraph '0091! - paragraph '0104!; figures 1-7,28-34	1-4,7,8, 10 5,6,9
X	US 2002/125497 A1 (FITZGERALD EUGENE A) 12 September 2002 (2002-09-12) paragraphs '0034!, '0044!, '0045!; figures 7B,7C	10 5,6,9
	----	-/-
<input checked="" type="checkbox"/> Further documents are listed in the continuation of box C.		<input checked="" type="checkbox"/> Patent family members are listed in annex.
° Special categories of cited documents : *A* document defining the general state of the art which is not considered to be of particular relevance *E* earlier document but published on or after the international filing date *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) *O* document referring to an oral disclosure, use, exhibition or other means *P* document published prior to the international filing date but later than the priority date claimed		
*T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention *X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone *Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art. *&* document member of the same patent family		
Date of the actual completion of the international search  14 January 2004		Date of mailing of the international search report  21/01/2004
Name and mailing address of the ISA European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016		Authorized officer  Berthold, K

## INTERNATIONAL SEARCH REPORT

International Application No  
PCT/US 03/28680

## C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	KU J-H ET AL: "HIGH PERFORMANCE PMOSFETS WITH NI(SIXGE1-X)/POLY-SI0.8GEO.2 GATE" 2000 SYMPOSIUM ON VLSI TECHNOLOGY. DIGEST OF TECHNICAL PAPERS. HONOLULU, JUNE 13-15, 2000, SYMPOSIUM ON VLSI TECHNOLOGY, NEW YORK, NY: IEEE, US, 13 June 2000 (2000-06-13), pages 114-115, XP000970784 ISBN: 0-7803-6306-X page 114; figure 3 ---	10
X	SEUNGHEON SONG ET AL: "High performance transistors with state-of-the-art CMOS technologies" ELECTRON DEVICES MEETING, 1999. IEDM TECHNICAL DIGEST. INTERNATIONAL WASHINGTON, DC, USA 5-8 DEC. 1999, PISCATAWAY, NJ, USA, IEEE, US, 5 December 1999 (1999-12-05), pages 427-430, XP010372159 ISBN: 0-7803-5410-9 figure 1 ---	10
A	US 2002/134982 A1 (TWEET DOUGLAS JAMES ET AL) 26 September 2002 (2002-09-26) paragraph '0016!; claim 20 ---	1-10
A	US 6 406 973 B1 (LEE JUNG HO) 18 June 2002 (2002-06-18) column 3, line 3 -column 4, line 65; figure 2E ---	5,6,10
A	THOMPSON R D ET AL: "INTERFACIAL REACTION BETWEEN NI AND MBE-GROWN SIGE ALLOY" JOURNAL OF THE ELECTROCHEMICAL SOCIETY, ELECTROCHEMICAL SOCIETY. MANCHESTER, NEW HAMPSHIRE, US, vol. 135, no. 12, 1 December 1988 (1988-12-01), pages 3161-3163, XP000134320 ISSN: 0013-4651 the whole document -----	1-10

**INTERNATIONAL SEARCH REPORT**

Information on patent family members

International Application No

PCT/US 03/28680

Patent document cited in search report		Publication date		Patent family member(s)		Publication date
US 2002130393	A1	19-09-2002	JP US	2002343881 A 2003207555 A1		29-11-2002 06-11-2003
US 2002125497	A1	12-09-2002	EP WO WO WO WO US US US US	1364411 A1 02071495 A1 02071493 A2 02071491 A1 02071488 A1 2003077867 A1 2003089901 A1 2002123183 A1 2002123167 A1 6593641 B1		26-11-2003 12-09-2002 12-09-2002 12-09-2002 12-09-2002 24-04-2003 15-05-2003 05-09-2002 05-09-2002 15-07-2003
US 2002134982	A1	26-09-2002	JP TW US	2002289558 A 540091 B 2003124780 A1		04-10-2002 01-07-2003 03-07-2003
US 6406973	B1	18-06-2002	KR JP TW US	2001004720 A 2001057429 A 448512 B 2002089003 A1		15-01-2001 27-02-2001 01-08-2001 11-07-2002