



- (51) **International Patent Classification:**  
*H02J 7/00* (2006.01)      *H01M 10/42* (2006.01)
- (21) **International Application Number:**  
PCT/IL2021/050315
- (22) **International Filing Date:**  
22 March 2021 (22.03.2021)
- (25) **Filing Language:** English
- (26) **Publication Language:** English
- (30) **Priority Data:**  
273496      22 March 2020 (22.03.2020)      IL
- (71) **Applicant: IRP NEXUS GROUP LTD** [IL/IL]; 5 Golda Meir Street, 7403649 Nes Ziona (IL).
- (72) **Inventors: PRICE, Paul**; 11 Shalom Lachmi Street, 7406044 Nes-Ziona (IL). **BEN YAAKOV, Shmuel**; 112 Ahuzat Poleg Street, 4580500 Tel Yitzhak (IL).
- (74) **Agent: LUZZATTO, Kfir et al.**; Luzzatto & Luzzatto, P.O. BOX 5352, 8415202 BEER SHEVA (IL).

- (81) **Designated States** (*unless otherwise indicated, for every kind of national protection available*): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, IT, JO, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, WS, ZA, ZM, ZW.
- (84) **Designated States** (*unless otherwise indicated, for every kind of regional protection available*): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

(54) **Title:** BATTERY MANAGEMENT SYSTEM (BMS) AND APPLICATION




Fig. 6

(57) **Abstract:** A battery management system, comprising a bank of serially connected battery cells having a lower most cell connected to ground and an uppermost cell connected to one port of a load, the other port of which being connected to ground; circuitry for sampling the output voltage of a selected battery cell; a voltage to current converter for receiving the sampled battery cell output voltage, which consists of a current source that outputs current being proportional to the sampled output voltage a predetermined resistor, connected between the current source output and ground, into which the output current of the current source is fed; a control circuit, adapted to measure the voltage generated across the predetermined resistor with respect to ground; determine whether or not the selected battery cell is fully charged according to the difference between the measured voltage and a predetermined threshold voltage; repeat the process for additional battery cells of the bank.



**Declarations under Rule 4.17:**

— *of inventorship (Rule 4.17(iv))*

**Published:**

— *with international search report (Art. 21(3))*

## **BATTERY MANAGEMENT SYSTEM (BMS) AND APPLICATION**

### **Field of the Invention**

The present invention relates to the field of Battery Management Systems (BMS). More particularly, the present invention relates to a system and method for controlling the charging level of a bank of serially connected batteries and performing equalization of the charges in the batteries.

### **Background of the Invention**

An array of batteries connected in series (in order to obtain high voltages) requires monitoring of the state of the batteries charge level. There is a need to avoid a situation where the state of charge of the batteries is not equal, because if there is no balance between the charge the batteries in the array, a situation may arise where a battery that is already fully charged will be charged again and will be overcharged, and a battery which does not charge at all, will remain discharged. The state of battery overcharging is detrimental to the battery and shortens its life, and there is a proliferation of parameters and uneven aging of the batteries. Therefore, there is a need to perform equalization of the state of charge levels among these batteries.

There are several conventional methods to perform equalization of the charge levels among the batteries: active methods and passive methods. The active methods use converters for transferring energy from one cell to another. These methods are very complex and expensive to implement.

There are several passive equalization conventional methods:

1. Checking the voltage of each of the batteries in the array, usually while charging, and if the voltage of one of the batteries is too high (i.e. the battery reached its maximum charge), the battery does not continue to be charged by the same current. A bypass is made to the current, and the current is being dissipated on a resistor. For this purpose, an

integrated circuit (IC) is used and can be connected to several cells. The IC checks the voltage, and when needed, it starts to discharge the required battery cell. Because the IC can only reach 10 to 12 batteries, depending on the type of IC, several ICs are required with communication between them in order to reach all the batteries in the array, along with a sending a central command, from which information about the batteries is known. The information is transmitted via a communication line to a system that monitors the information. The disadvantages of this method are that it is expensive, there is a need for an A/D converter to each battery group, while every group of batteries needs processors. When there are a lot of batteries, there is a need to replicate these electric batteries for each battery and the price becomes very expensive.

2. Measuring the cell with respect to the ground with a difference amplifier. This method can be used with a multiplexer for monitoring, an A/D converter, measuring all voltages and the charge reduction can be controlled via a voltage-discharge transistor. This method is much simpler, but the problem with this method is that when there are many cells, the amplifier is unable to measure high voltages, i.e. the amplifier's input voltage cannot be high, and therefore very extensive voltage divisions are needed, so that the voltage at this point will be low. The resistor ratios should be those that produce low voltage at the input of the amplifier (low common mode voltage), within its power limits. The particular precision required for each resistor results in very low measurement accuracy, because the resistor precision must be multiplied by the same factor whose voltage is reduced. The measurement errors in this method become very large and therefore, unacceptable.

It is therefore an object of the present invention to provide a system and method for monitoring on charging state of a bank of batteries.

It is another object of the present invention to provide a system and method for performing equalization of the charges of the batteries in a batteries' bank.

Other objects and advantages of the invention will become apparent as the description proceeds.

### **Summary of the Invention**

A method for accurately monitoring the charging level of a bank of serially connected battery cells, comprising the steps of:

- a) providing a bank of serially connected battery cells having a lower most cell connected to ground and an uppermost cell connected to one port of a load, the other port of which being connected to ground;
- b) sampling the output voltage of a selected battery cell;
- c) feeding the sampled battery cell output voltage into a voltage to current converter consisting of:
  - c.1) a current source that outputs current being proportional to the sampled output voltage
  - c.2) a predetermined resistor, connected between the current source output and ground, into which the output current of the current source is fed;
- d) measuring the voltage generated across the predetermined resistor with respect to ground;
- e) determining whether or not the selected battery cell is fully charged according to the difference between the measured voltage and a predetermined threshold voltage; and
- f) repeating steps b) to d) above for additional battery cells of the bank.

The output voltages of all sampled battery cells may be fed into a multiplexer, which forwards the output voltages to a processor that outputs the voltages of all sampled battery cells, each at a predetermined timing.

In one aspect, the voltage to current converter is implemented by:

- a) providing an operational amplifier, which is suitable to operate in high voltage levels;
- b) connecting the negative port of the selected battery cell to an input of the operational amplifier;
- c) providing a p-channel FET;
- d) connecting the source of the p-channel FET to the positive port of the selected battery cell via a first serial resistor;
- e) connecting the drain of the p-channel FET to the ground via a second serial resistor;
- f) connecting the gate of the p-channel FET to the output of the operational amplifier; and
- g) connecting a feedback line between the source of the p-channel FET and the other input of the operational amplifier.

Power supply voltages to feed DC power to the operational amplifier may be taken from the neighboring battery cells.

The lower DC supply to the operational amplifier may be taken from one battery cell being lower than the measured battery cell and the higher upper battery cell and the higher DC supply to the operational amplifier is taken from one battery cell being upper than the measured battery cell.

In one aspect, multiple packages of operational amplifiers are used for measuring groups of battery cells, while each time, taking the lower supply voltage from one battery cell below the measured group, while the remaining lowest battery cell is measured directly, with respect to ground.

Overcharging of the selected battery cell is prevented upon measuring that its output voltage is within the threshold by:

- a) connecting the drain of a FET to the positive port of the selected battery cell via a first resistor and the source of the FET to the negative port of the selected battery cell;
- b) connecting a shunt capacitor and a shunt resistor between the gate and source of the FET;
- c) connecting a shunt Zener between the gate and source of the FET, for protecting the gate from overvoltage;
- d) connecting a port of a series capacitor to the gate;
- e) applying a square wave to the other port of the series capacitor and causing the shunt capacitor to be charged to a voltage that causes the FET to conduct and consume the current that normally charges the battery cell;
- f) terminating the application of the square wave to the series capacitor whenever the output voltage is not within the threshold; and
- g) allowing the shunt capacitor discharge via the shunt resistor and cause the FET to stop conducting, thereby returning to measuring the voltage generated across the predetermined resistor with respect to ground.

A battery management system, comprising:

- a) a bank of serially connected battery cells having a lower most cell connected to ground and an uppermost cell connected to one port of a load, the other port of which being connected to ground;
- b) circuitry for sampling the output voltage of a selected battery cell;
- c) a voltage to current converter for receiving the sampled battery cell output voltage, consisting of:
  - c.1) a current source that outputs current being proportional to the sampled output voltage

- c.2) a predetermined resistor, connected between the current source output and ground, into which the output current of the current source is fed;
- d) a control circuit, adapted to:
  - measure the voltage generated across the predetermined resistor with respect to ground;
  - determine whether or not the selected battery cell is fully charged according to the difference between the measured voltage and a predetermined threshold voltage; and
  - repeat the process for additional battery cells of the bank.

The battery management system may further further comprise:

- a) a processor; and
- b) a multiplexer, which is adapted to receive the output voltages of all sampled battery cells and forward the output voltages to the processor,

where the processor outputs the voltages of all sampled battery cells, each at a predetermined timing.

The battery management system may further comprise:

- a) an operational amplifier, which is suitable to operate in high voltage levels, where the negative port of the selected battery cell is connected to an input of the operational amplifier;
- b) a p-channel FET, where the source of the p-channel FET is connected to the positive port of the selected battery cell via a first serial resistor, the drain of the p-channel FET is connected to the ground via a second serial resistor and the gate of the p-channel FET is connected to the output of the operational amplifier; and
- c) a feedback line connecting between the source of the p-channel FET and the other input of the operational amplifier.

The power supply voltages to feed DC power to the operational amplifier may be taken from the neighboring battery cells.

The lower DC supply to the operational amplifier may be taken from one battery cell being lower than the measured battery cell and the higher upper battery cell and the higher DC supply to the operational amplifier is taken from one battery cell being upper than the measured battery cell.

Multiple packages of operational amplifiers may be used for measuring groups of battery cells, while each time, taking the lower supply voltage from one battery cell below the measured group, while the remaining lowest battery cell is measured directly, with respect to ground.

The battery management system may further comprise circuitry for preventing overcharging of the selected battery cell upon measuring that its output voltage is within the threshold, the circuitry comprises:

- a) a FET the drain of which being connected to the positive port of the selected battery cell via a first resistor and the source of which being connected to the negative port of the selected battery cell;
- b) a shunt capacitor and a shunt resistor, being connected between the gate and source of the FET;
- c) a shunt Zener being connected between the gate and source of the FET, for protecting the gate from overvoltage;

wherein a port of a series capacitor is being connected to the gate;

the circuitry is adapted to:

- d) apply a square wave to the other port of the series capacitor and causing the shunt capacitor to be charged to a voltage that causes the FET to conduct and consume the current that normally charges the battery cell;
- e) terminate the application of the square wave to the series capacitor whenever the output voltage is not within the threshold; and
- f) allow the shunt capacitor discharge via the shunt resistor and cause the FET to stop conducting, to thereby return to measuring the voltage generated across the predetermined resistor with respect to ground.

### **Brief Description of the Drawings**

The above and other characteristics and advantages of the invention will be better understood through the following illustrative and non-limitative detailed description of preferred embodiments thereof, with reference to the appended drawings, wherein:

- Fig. 1 (prior art) shows an array of  $n$  serially connected batteries with output voltages  $V_1, \dots, V_n$ , respectively;
- Fig. 2 (prior art) illustrates a circuitry for equalizing the charge among an array of serially connected batteries;
- Fig. 3 (prior art) illustrates another circuitry for monitoring the charging level of an array of serially connected batteries;
- Fig. 4 illustrates a circuitry for monitoring the charging level of a single battery in an array of serially connected batteries, according to an embodiment of the invention;
- Fig. 5 illustrates a circuitry for monitoring the charging level of an array of serially connected batteries, according to an embodiment of the invention;
- Fig. 6 illustrates the implementation of the circuitry of Fig. 4;
- Fig. 7 illustrates the same implementation of the circuitry of Fig. 6, using actual components;

- Fig. 8 shows the connection of multiple packages for measuring groups of 4 battery cells, while each time, taking the lower supply voltage from one battery cell below the measured group;
- Fig. 9 (prior art) illustrates a typical current discharge circuitry, for preventing overcharging of a battery cell;
- Figs. 10A-10B illustrate a current discharge circuitry for preventing overcharging of a battery cell, according to the invention; and
- Fig. 11 illustrates a simplified equivalent model of the switched capacitor converter gate drive circuit 102, according to an embodiment of the invention.

### **Detailed Description of the Present Invention**

The present invention proposes a system and method for controlling the charging level of a bank of serially connected batteries and performing equalization of the charges of the batteries.

Fig. 1 (prior art) shows an array of  $n$  serially connected batteries with output voltages  $V_1, \dots, V_n$ , respectively. The total output voltage of the array is  $V_B = V_1 + \dots + V_n$ . A proper operation of the array is when all connected batteries are essentially equally charged, in order to prevent a situation when due to different manufacturing parameters and aging, some batteries will not be sufficiently charged and other batteries will be overcharged.

Fig. 2 (prior art) illustrates a circuitry for equalizing the charge among an array of 12 serially connected batteries. The circuitry measures the output voltage of each battery during charging, and if the output voltage of one of the batteries reached its upper limit, the circuit stops charging it with the same current. Instead, the current is routed into a resistor, which dissipates the power. For example, If the upper battery is fully charged, transistor  $Q_n$  is switched on and most of the current is directed into resistor  $R_n$ . However, this circuitry is expensive as it contains DACs, a multiplexer and associated processing hardware.

Fig. 3 (prior art) illustrates another circuitry for monitoring the charging level of an array of serially connected batteries. The voltage across each battery is measured and input into a differential amplifier 301, in order to obtain the output voltage  $V_{out}$  of the battery at the output of the differential amplifier. However, the voltages at the ports of the upper batteries may be very high (up to 800V in electric cars as of 2020) with respect to ground, which requires using a high attenuation voltage dividers ( $R1/R2=R4/R3$  must be large) to decrease the voltages before processed by the operational amplifier 301. This deteriorates the accuracy of the measurement of the actual voltage across each measured battery cell. For example: if the accuracy of the resistors is 0.1% and if  $R1/R2$  is 100 then, due to the mismatch of the resistor the error in measurement will be about 20%.

Fig. 4 illustrates a circuitry for monitoring the charging level of a single battery in an array of serially connected batteries, according to an embodiment of the invention.

The array of serially connected battery cells has a lower most cell ( $Cell_1$ ) connected to ground and an uppermost cell ( $Cell_n$ ) connected to one port of a load. The other port of the load is connected to ground, such that the summed voltage  $V_B$  of all cells (1,...,n) feeds the load.

In this case, the proposed circuitry is generic for all battery cells, regardless their voltage level with respect to ground. The circuitry consists of a voltage to current converter 401 that outputs current  $I$  which is proportional to the battery cell voltage  $V_s$ . By using a resistor  $R_0$  to ground, the output voltage  $V_o$  can be used to know the voltage  $V_s$ .

If  $I=K_s \cdot V_s$ , then  $V_o=K_s \cdot R_0 \cdot V_s$ .

The circuitry comprises a control circuit (not shown), which is adapted to measure the voltage generated across the predetermined resistor  $R_0$  with respect to ground, determine whether or not the selected battery cell ( $Cell_s$ ) is fully charged according to the difference

between the measured voltage and a predetermined threshold voltage. This measurement process is repeated by the controller for additional battery cells of said bank.

Fig. 5 illustrates a circuitry for monitoring the charging level of an array of serially connected batteries, according to an embodiment of the invention. The circuitry consists of  $n$  current converters 401, one for each battery cell. The output voltages are forwarded to a multiplexer 402 and then to a processor 403 which outputs the voltages of all battery cells.

Fig. 6 illustrates a possible implementation of the circuitry of Fig. 4 above. The circuitry comprises an operational amplifier 601 which feeds a p-channel FET Q1, which is suitable to operate in high voltage levels (e.g., 500 V) and the power supply voltages to feed DC power to the operational amplifier 601 are taken from the neighboring batteries. One port of the measured battery is connected via a resistor  $R_s$  to the source of Q1 and the other port to one input of operational amplifier 601. A feedback line 602 is connected between the source of Q1 and the other input of operational amplifier 601. As a result, the current flowing through resistor  $R_o$  is proportional to the battery cell voltage  $V_s$ .

Fig. 7 illustrates the same implementation of the circuitry of Fig. 6 but using actual components. The battery voltage to be measured is  $V_1$ . During normal operation, the voltage between the inputs of the operational amplifier U1 is practically zero and therefore, the voltage across resistor  $R_2$  will be identical to the battery voltage  $V_1$ . Therefore, the current flowing through MOSFET U2 will be  $I=V_1/R_2$  and  $V_{out}=V_1 \cdot R_4/R_2$ . Operational amplifier U1 keeps the current flowing via  $R_2$  very accurate (and deviation will be compensated by U1). If  $R_4$  and  $R_2$  are selected to be equal,  $R_4=R_2$ , then  $V_{out}=V_1$ . Since there are only two resistors involved, and no high ratio divider is required, the error will be very small and depends primarily on the offset voltage of amplifier and input current bias. The expected accuracy with common operational amplifiers will thus be very high (down to  $\pm 10$  mV error) and independent of the cell position in the array. Such high accuracy

must be obtained to evaluate the state of charge of batteries cells, such as Lithium Ion cells.

Generally, common mode voltage of the operational amplifier U1 should not be close to the voltages of its upper and lower DC supply, in order to prevent errors that may arise. This problem, may be overcome by taking the lower supply to operational amplifier U1 from one battery lower (in this example, from battery cell V5 rather than V4). The measurement of V4 can be made during the next group, in which V4 will be the upper battery cell. A package of 4 operational amplifier U1 is an off the shelf product. This way, the combination of such package with 4 corresponding MOSFETs U2 allows measuring groups of 4 battery cells.

Fig. 8 shows the connection of multiple packages for measuring groups of 4 battery cells, with a four operational amplifiers per package while each time, taking the lower supply voltage from one battery cell below the measured group. The remaining lowest battery cell C<sub>1</sub> can be measured directly, since its lower voltage is grounded.

Fig. 9 (prior art) illustrates a typical current discharge circuitry, for preventing overcharging of a battery cell. After monitoring its voltage, the discharge circuit does not allow a charged battery cell to be further charged by full current. Discharge is allowed by a p-channel MOSFET Q2 which is controlled by another transistor Q1 connected between the gate of Q2 (via a resistor R<sub>D</sub>) and ground. Upon discharge, Q2 conducts and the current intended to charge the battery cell is directed to resistor R<sub>L</sub> where it is dissipated. Or, in no-charge mode, the current discharge (bleeder) circuit can partially discharge a cell as might be required for equalization. The disadvantage of this prior art circuitry is that each cell requires an individual connection via Q<sub>1</sub> for discharge. Another disadvantage is that it required a p-channel MOSFET which is more expensive and has larger conduction resistance

Figs. 10A-10B illustrate a current discharge circuitry for preventing overcharging of a battery cell, according to the invention. This implementation uses an n-channel MOSFET and the same connections used for monitoring the voltage of a measured battery cell is also used for controlling the discharge for that battery cell.

The circuit comprises a transistor Q10 which applies short-circuit on resistor Rb in a predetermined rate using a square wave. Resistor Ra is fed by a current source 101 and when transistor Q10 is not conducting, the voltage at the output port of current source 101 is  $I \cdot (R_a + R_b)$  and when transistor Q10 is conducting (i.e.,  $R_b = 0$  as it is short-circuited), the voltage at the output port of current source 101 is  $I \cdot R_a$ . As a result, the voltage at the output port of current source 101 is also a square wave with similar characteristics as the input voltage applied to the gate of Q10 (except for a DC level of  $I \cdot R_a$ ). The circuit 102 actually functions as a switched capacitor converter gate driver. The resulting square wave at the output port of current source 101 charges and discharges the capacitor C1, as a function of the low and high voltages of the applied square wave at the output port of current source 101. When the voltage at the output port of current source 101 is low, the capacitor C1 discharges via route 103 (resistor Ra, capacitor Cg) and diode D2, as shown in Fig. 10A. This results in zero voltage at the gate of Q11. When the voltage at the output port of current source 101 is high, the capacitor C1 charges via route 104 (current source 101 and capacitor Cg), as shown in Fig. 10B, such that capacitor Cg is also charged. As a result, as long as the square wave is applied to the gate of Q10, the gate of Q11 is held at higher voltage and conducts, such that the current intended to charge battery cell Vn is routed away to prevent Vn from being overcharged. Upon terminating the discharge period, the square wave applied to the gate of Q10 is stopped, capacitor Cg discharges via resistor Rg, until the gate of Q11 remains at low voltage and Q11 stops conducting. At this stage, the circuit returns back to monitoring mode, where the voltage Vo accurately reflects the voltage across the monitored battery cell Vn.

Fig. 11 illustrates a simplified equivalent model of the switched capacitor converter gate driver circuit 102, according to an embodiment of the invention. A square wave at the output port of current source (i.e., the input port of capacitor C1) charges the capacitor Cg via capacitor C1, the gate of Q11 is held at higher voltage and conducts, such that the current intended to charge battery cell Vn is routed away to prevent Vn from being overcharged. When the voltage at the output port of current source 101 is low, the capacitor C1 discharges via Ra and the forward diode of Zener Dz1. Upon terminating of the discharge period, the square wave applied to the gate of Q10 is stopped, capacitor Cg discharges via resistor Rg, until the gate of Q11 remains at low voltage and Q11 stops conducting. At this stage, the circuit returns back to monitoring mode, where the voltage Vo accurately reflects the voltage across the monitored battery cell Vn. The Zener diode Dz1 (rather than a diode D2 as in Fig. 10A), may optionally be added to protect the gate of Q11 from over voltage.

The above examples and description have of course been provided only for the purpose of illustrations, and are not intended to limit the invention in any way. As will be appreciated by the skilled person, the invention can be carried out in a great variety of ways, employing more than one technique from those described above, all without exceeding the scope of the invention.

**CLAIMS**

1. A method for accurately monitoring the charging level of a bank of serially connected battery cells, comprising:
  - a) providing a bank of serially connected battery cells having a lower most cell connected to ground and an uppermost cell connected to one port of a load, the other port of which being connected to ground;
  - b) sampling the output voltage of a selected battery cell;
  - c) feeding the sampled battery cell output voltage into a voltage to current converter consisting of:
    - c.1) a current source that outputs current being proportional to said sampled output voltage
    - c.2) a predetermined resistor, connected between said current source output and ground, into which the output current of said current source is fed;
  - d) measuring the voltage generated across said predetermined resistor with respect to ground;
  - e) determining whether or not said selected battery cell is fully charged according to the difference between the measured voltage and a predetermined threshold voltage; and
  - f) repeating steps b) to d) above for additional battery cells of said bank.
  
2. The method according to claim 1, further comprising feeding the output voltages of all sampled battery cells into a multiplexer, which forwards said output voltages to a processor that outputs the voltages of all sampled battery cells, each at a predetermined timing.
  
3. The method according to claim 1, wherein the voltage to current converter is implemented by:

- a) providing an operational amplifier, which is suitable to operate in high voltage levels;
  - b) connecting the negative port of the selected battery cell to an input of said operational amplifier;
  - c) providing a p-channel FET;
  - d) connecting the source of said p-channel FET to the positive port of the selected battery cell via a first serial resistor;
  - e) connecting the drain of said p-channel FET to the ground via a second serial resistor;
  - f) connecting the gate of said p-channel FET to the output of said operational amplifier; and
  - g) connecting a feedback line between the source of said p-channel FET and the other input of said operational amplifier.
4. The method according to claim 3, wherein the power supply voltages to feed DC power to the operational amplifier are taken from the neighboring battery cells.
  5. The method according to claim 4, wherein the lower DC supply to the operational amplifier is taken from one battery cell being lower than the measured battery cell and the higher upper battery cell and the higher DC supply to said operational amplifier is taken from one battery cell being upper than the measured battery cell.
  6. The method according to claim 5, wherein multiple packages of operational amplifiers are used for measuring groups of battery cells, while each time, taking the lower supply voltage from one battery cell below the measured group, while the remaining lowest battery cell is measured directly, with respect to ground.

7. A method according to claim 1, further comprising preventing overcharging of the selected battery cell upon measuring that its output voltage is within the threshold by:
  - a) connecting the drain of a FET to the positive port of the selected battery cell via a first resistor and the source of said FET to the negative port of the selected battery cell;
  - b) connecting a shunt capacitor and a shunt resistor between the gate and source of said FET;
  - c) connecting a shunt Zener between the gate and source of said FET, for protecting said gate from overvoltage;
  - d) connecting a port of a series capacitor to said gate;
  - e) applying a square wave to the other port of said series capacitor and causing said shunt capacitor to be charged to a voltage that causes said FET to conduct and consume the current that normally charges said battery cell;
  - f) terminating the application of said square wave to said series capacitor whenever the output voltage is not within said threshold; and
  - g) allowing said shunt capacitor discharge via said shunt resistor and cause said FET to stop conducting, thereby returning to measuring the voltage generated across the predetermined resistor with respect to ground.
  
8. A battery management system, comprising:
  - a) a bank of serially connected battery cells having a lower most cell connected to ground and an uppermost cell connected to one port of a load, the other port of which being connected to ground;
  - b) circuitry for sampling the output voltage of a selected battery cell;
  - c) a voltage to current converter for receiving the sampled battery cell output voltage, consisting of:
    - c.1) a current source that outputs current being proportional to said sampled output voltage

c.2) a predetermined resistor, connected between said current source output and ground, into which the output current of said current source is fed;

d) a control circuit, adapted to:

- measure the voltage generated across said predetermined resistor with respect to ground;
- determine whether or not said selected battery cell is fully charged according to the difference between the measured voltage and a predetermined threshold voltage; and
- repeat the process for additional battery cells of said bank.

9. The battery management system according to claim 8, further comprising:

a) a processor; and

b) a multiplexer, which is adapted to receive the output voltages of all sampled battery cells and forward said output voltages to said processor,

said processor outputs the voltages of all sampled battery cells, each at a predetermined timing.

10. The battery management system according to claim 8, further comprising:

a) an operational amplifier, which is suitable to operate in high voltage levels, where the negative port of the selected battery cell is connected to an input of said operational amplifier;

b) a p-channel FET, where the source of said p-channel FET is connected to the positive port of the selected battery cell via a first serial resistor, the drain of said p-channel FET is connected to the ground via a second serial resistor and the gate of said p-channel FET is connected to the output of said operational amplifier; and

c) a feedback line connecting between the source of said p-channel FET and the other input of said operational amplifier.

11. The battery management system according to claim 10, in which the power supply voltages to feed DC power to the operational amplifier are taken from the neighboring battery cells.
12. The battery management system according to claim 11, in which the lower DC supply to the operational amplifier is taken from one battery cell being lower than the measured battery cell and the higher upper battery cell and the higher DC supply to said operational amplifier is taken from one battery cell being upper than the measured battery cell.
13. The battery management system according to claim 12, in which multiple packages of operational amplifiers are used for measuring groups of battery cells, while each time, taking the lower supply voltage from one battery cell below the measured group, while the remaining lowest battery cell is measured directly, with respect to ground.
14. The battery management system according to claim 8, further comprising circuitry for preventing overcharging of the selected battery cell upon measuring that its output voltage is within the threshold, said circuitry comprises:
  - a) a FET the drain of which being connected to the positive port of the selected battery cell via a first resistor and the source of which being connected to the negative port of the selected battery cell;
  - b) a shunt capacitor and a shunt resistor, being connected between the gate and source of said FET;
  - c) a shunt Zener being connected between the gate and source of said FET, for protecting said gate from overvoltage;wherein a port of a series capacitor is being connected to said gate;  
said circuitry is adapted to:

- d) apply a square wave to the other port of said series capacitor and causing said shunt capacitor to be charged to a voltage that causes said FET to conduct and consume the current that normally charges said battery cell;
- e) terminate the application of said square wave to said series capacitor whenever the output voltage is not within said threshold; and
- f) allow said shunt capacitor discharge via said shunt resistor and cause said FET to stop conducting, to thereby return to measuring the voltage generated across the predetermined resistor with respect to ground.




Fig. 1 (prior art)




Fig. 2 (prior art)




Fig. 3 (prior art)




Fig. 4




Fig. 5




Fig. 6




Fig. 7






Fig. 10A




Fig. 10B




Fig. 11

## INTERNATIONAL SEARCH REPORT

International application No.

PCT/IL2021/050315

<b>A. CLASSIFICATION OF SUBJECT MATTER</b> IPC (20210101) H02J 7/00, H01M 10/42 CPC (20200101) H02J 7/0013, H02J 7/0014, H02J 7/0016, H02J 7/0019, H02J 7/0021, H01M 2010/4271 According to International Patent Classification (IPC) or to both national classification and IPC		
<b>B. FIELDS SEARCHED</b> Minimum documentation searched (classification system followed by classification symbols) IPC (20210101) H02J 7/00, H01M 10/42 CPC (20200101) H02J 7/0013, H02J 7/0014, H02J 7/0016, H02J 7/0019, H02J 7/0021, H01M 2010/4271 Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched Electronic data base consulted during the international search (name of data base and, where practicable, search terms used) Databases consulted: PATENTSCOPE, Esp@cenet, Google Patents, Google Scholar, Orbit, Tdcommons, Similari (AI-based) Search terms used: battery management, batteies, cells, series, balance, equalizing, shunt, bleeder, FET, MOSFET, voltage to current, monitoring, overchange, square wave		
<b>C. DOCUMENTS CONSIDERED TO BE RELEVANT</b>		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	EP 2700965 A2 Renesas Electronics Corporation 02 Feb 2014 (2014/02/02) ¶ 0001, 0002, 0041, 0080, 00810085, 0122, Fig. 1	1-6,8-13
Y	US 4659997 A FERLAND ET AL. 21 Apr 1987 (1987/04/21) column 1 lines 8-10, column 2 lines 33 – 39, column 3 lines 20 – 25, lines 47-55, column 4 lines 10 – 2, fig.1	1-6,8-13
A	US 10396570 B2 LONCAREVIC 27 Aug 2019 (2019/08/27) Whole document	1-14
A	US 2015380952 A1 BRANDT et al. 31 Dec 2015 (2015/12/31) Whole document	1-14
A	DE 102014017079 A1 DAIMLER AG 11 Jun 2015 (2015/06/11) Whole document	1-14
<input checked="" type="checkbox"/> Further documents are listed in the continuation of Box C. <input checked="" type="checkbox"/> See patent family annex.		
* Special categories of cited documents: “A” document defining the general state of the art which is not considered to be of particular relevance “D” document cited by the applicant in the international application “E” earlier application or patent but published on or after the international filing date “L” document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) “O” document referring to an oral disclosure, use, exhibition or other means “P” document published prior to the international filing date but later than the priority date claimed “T” later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention “X” document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone “Y” document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art “&” document member of the same patent family		
Date of the actual completion of the international search		Date of mailing of the international search report
03 Jun 2021		03 Jun 2021
Name and mailing address of the ISA: Israel Patent Office Technology Park, Bldg.5, Malcha, Jerusalem, 9695101, Israel Email address: pctoffice@justice.gov.il		Authorized officer COPPENHAGEN Uri  Telephone No. 972-73-3927223

## INTERNATIONAL SEARCH REPORT

International application No.

PCT/IL2021/050315

C (Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 2006087287 A1 THRAP 27 Apr 2006 (2006/04/27) Whole document	1-14

**INTERNATIONAL SEARCH REPORT**  
Information on patent family members

International application No. PCT/IL2021/050315
----------------------------------------------------

Patent document cited search report			Publication date	Patent family member(s)			Publication Date
EP	2700965	A2	02 Feb 2014	EP	2700965	A2	26 Feb 2014
-----							
				EP	2700965	A3	10 May 2017
				EP	2700965	B1	07 Oct 2020
				JP	2014044061	A	13 Mar 2014
				JP	5932569	B2	08 Jun 2016
				US	2014055896	A1	27 Feb 2014
				US	9735567	B2	15 Aug 2017
				US	2017302069	A1	19 Oct 2017
				US	10630067	B2	21 Apr 2020
US	4659997	A	21 Apr 1987	US	4659997	A	21 Apr 1987
-----							
US	10396570	B2	27 Aug 2019	US	2013207613	A1	15 Aug 2013
-----							
				US	10396570	B2	27 Aug 2019
				CN	101636892	A	27 Jan 2010
				CN	101636892	B	27 Mar 2013
				EP	2092627	A1	26 Aug 2009
				EP	2092627	B1	23 May 2018
				ES	2678411	T3	10 Aug 2018
				PL	2092627	T3	31 Oct 2018
				US	2010052615	A1	04 Mar 2010
				US	8350529	B2	08 Jan 2013
				US	2019379214	A1	12 Dec 2019
				US	10862317	B2	08 Dec 2020
				US	2021050731	A1	18 Feb 2021
				WO	2008055505	A1	15 May 2008
US	2015380952	A1	31 Dec 2015	US	2015380952	A1	31 Dec 2015
-----							
				US	9866050	B2	09 Jan 2018
				CN	102906932	A	30 Jan 2013

**INTERNATIONAL SEARCH REPORT**  
Information on patent family members

International application No.  
PCT/IL2021/050315

Patent document cited search report	Publication date	Patent family member(s)	Publication Date
		CN 102906932 B	03 Jun 2015
		EP 2572400 A1	27 Mar 2013
		EP 2572400 B1	26 Jun 2019
		JP 2013527741 A	27 Jun 2013
		JP 5841592 B2	13 Jan 2016
		WO 2011146198 A1	24 Nov 2011
DE 102014017079 A1	11 Jun 2015	DE 102014017079 A1	11 Jun 2015
<hr/>			
US 2006087287 A1	27 Apr 2006	US 2006087287 A1	27 Apr 2006
<hr/>			
		CA 2585064 A1	11 May 2006
		CN 101048925 A	03 Oct 2007
		EP 1810386 A2	25 Jul 2007
		EP 1810386 A4	06 Jan 2010
		WO 2006049936 A2	11 May 2006
		WO 2006049936 A3	17 Aug 2006