## **PCT**

# WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



#### INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 7:
H02J 7/00
A1
(11) International Publication Number: WO 00/16462
(43) International Publication Date: 23 March 2000 (23:03.00)

(21) International Application Number: PCT/US99/21652

(22) International Filing Date: 17 September 1999 (17.09.99)

(30) Priority Data: 09/156,559 17 September 1998 (17.09.98)

(71) Applicant: QUALCOMM INCORPORATED [US/US]; 5775 Morehouse Drive, San Diego, CA 92121-1714 (US).

(72) Inventor: VON NOVACK, William; 9816 Regan Road #203, San Diego, CA 92126 (US).


(74) Agent: OGROD, Gregory, D.; Qualcomm Incorporated, 5775 Morehouse Drive, San Diego, CA 92121–1714 (US). (81) Designated States: AE, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CR, CU, CZ, DE, DK, DM, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZW, ARIPO patent (GH, GM, KE, LS, MW, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

#### **Published**

With international search report.

Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.

(54) Title: BATTERY PACK CONTROLLER



#### (57) Abstract

A battery pack (108) having a battery pack controller (110) that combines the functions of a battery pack protection circuit, battery charger, current and voltage regulator, and a data monitor circuit. In one embodiment, the controller is implemented using a single IC and in another two external field effect transistors (FETs) (202, 204) are used along with the IC. This combination of functions within one IC allows battery pack manufacturers to construct inexpensive and safe battery pack systems that do not require an external charger or a carefully regulated DC power supply to charge the battery pack. In one aspect, the invention provides a battery pack (108) having a first battery cell (120), an external DC power source (102), and a battery pack controller (110) coupled to the first battery cell (120). The battery controller (110) includes a voltage regulator (206) for regulating charging voltage. Advantageously, the battery pack controller (110) further includes a current regulator (208) that regulates charging current for battery cells. The battery pack controller (110) also provides a processor interface that receives predetermined messages from and transmits data to an external processor (130), a means for terminating charging current, and a means (120) for terminating discharge current for battery cells. The charge termination means is activated when the external processor (130) transmits a first predetermined message to the processor interface.

### FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
$\mathbf{BE}$	Belgium	GN	Guinea	MK	The former Yugoslav	TM	Turkmenistan
BF	Burkina Faso	GR	Greece		Republic of Macedonia	TR	Turkey
BG	Bulgaria	HU	Hungary	ML	Mali	TT	Trinidad and Tobago
ВJ	Benin	IE	Ireland	MN	Mongolia	UA	Ukraine
BR	Brazil	IL	Israel	MR	Mauritania	UG	Uganda
BY	Belarus	IS	Iceland	$\mathbf{M}\mathbf{W}$	Malawi	US	United States of America
CA	Canada	IT	Italy	MX	Mexico	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NE	Niger	VN	Viet Nam
CG	Congo	KE	Kenya	NL	Netherlands	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NO	Norway	. ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's	NZ	New Zealand		
CM	Cameroon		Republic of Korea	PL	Poland		
CN	China	KR	Republic of Korea	PT	Portugal		
CU	Cuba	KZ	Kazakstan	RO	Romania		
CZ	Czech Republic	LC	Saint Lucia	RU	Russian Federation		
DE	Germany	LI	Liechtenstein	SD	Sudan		
DK	Denmark	LK	Sri Lanka	SE	Sweden		
EE	Estonia	LR	Liberia	SG	Singapore		

WO 00/16462 PCT/US99/21652

#### **BATTERY PACK CONTROLLER**

#### **BACKGROUND OF THE INVENTION**

#### 5 I. Field of the Invention

The present invention relates to the field of batteries, and more specifically, to a battery pack controller for lithium-ion battery packs that provides power to portable electronic devices.

10

15

20

25

30

35

#### II. Related Art

Battery packs are a critical component of portable electronic devices, such as cellular telephones, laptop computers, and compact disc (CD) players, and similar types of battery-operated devices. The longer a battery pack can provide power to a cell phone or laptop the longer a user is able to enjoy use of those items. Moreover, the shorter the time it takes to charge a battery pack, the sooner the user is able to use those items away from a power outlet.

Conventional battery packs include a number of features to make the battery pack last longer and safer to use. For example, conventional Lithium-ion battery packs include a protection circuit, which is generally in the form of an integrated circuit (IC), that disconnects the battery within the pack from the battery-operated device when over voltage, under voltage, over current, and short circuit conditions exist. Without such protection circuitry, the battery pack could become damaged and catch fire causing personal injury and/or property damage. In addition to having a protection circuit or IC, some conventional battery packs include a separate data monitor IC. A data monitor IC is an IC that monitors various characteristics of the battery within the battery pack. For example, a typical data monitor IC will monitor the total current flowing out of the battery. By monitoring the current flowing out of the battery, the data monitor IC can be used for "gas gauging" the battery. Gas gauging refers to determining the amount of "life" remaining in a battery, that is, the amount of usable charge left in the battery. This feature enables users to know roughly how much time they have left to use the electronic device to which the battery is providing power.

A drawback of providing the protection and data monitoring features is that providing these features increases the cost of the battery pack because two separate ICs are added to the design.

Another drawback of conventional battery packs is that they require an external charger to provide current regulation when charging the batteries within the battery pack. An external charger adds to the cost, weight, and bulkiness of portable electronic devices.

Yet another disadvantage of conventional battery pack systems is that they require an external charger to provide a carefully regulated direct current (DC) voltage to charge the batteries within the pack. Such carefully regulated chargers are much more expensive than simple unregulated chargers.

10

15

20

25

30

What is, therefore, desired is a system to reduce the cost of a battery pack without having to sacrifice features such as battery protection and data monitoring. What is further desired is a battery pack system that does not need a charger with tight voltage and current regulation requirements to charge the batteries within the battery pack.

### **SUMMARY OF THE INVENTION**

The present invention overcomes at least some of the above identified problems and disadvantages. In one aspect the invention provides a battery pack with a battery pack controller that combines the functions of a battery pack protection circuit, battery charger, current and voltage regulator, and a data monitor circuit. In one embodiment, the battery pack controller is implemented as a single integrated circuit (IC). This combination of functions within one IC allows battery pack manufacturers to construct inexpensive and safe battery pack systems that do not require a carefully regulated external charger to charge the battery pack.

More specifically, in one aspect, the invention provides a battery pack having a first battery cell, an input terminal that connects to an external DC power source, and a battery pack controller coupled between the input terminal and the first battery cell, wherein the battery controller includes a voltage regulator. When the input terminal is connected to the external DC power source the battery pack controller receives a DC voltage produced by the DC

PCT/US99/21652

WO 00/16462 3

power source and provides a charge voltage to the first battery cell, wherein the voltage regulator maintains the charge voltage below a predetermined maximum regardless of the voltage produced by the DC power supply.

The above combination of features overcomes the problem of needing a carefully regulated external charger to charge the battery pack because the voltage regulator within the battery pack controller regulates the charge voltage.

5

10

15

20

25

30

In one embodiment, the voltage regulator includes a pulse charging circuit for pulse charging the batteries within the battery pack. This feature provides the advantage of enabling the battery pack to reach full charge quickly.

In another embodiment, the voltage regulator includes a transistor for coupling the first battery cell to the input terminal and a voltage regulator circuit that controls the transistor so as to maintain the charge voltage below the predetermined maximum regardless of the voltage produced by the DC power supply.

In another aspect, the invention provides a battery pack having a first battery cell, an input terminal that connects to an external DC power source, and a battery pack controller coupled between the input terminal and the first battery cell. The battery controller includes a current regulator that regulates a charge current flowing into the first battery cell. This feature overcomes the problem of needing a current limit circuit in an external charger to charge the battery back. The current regulator advantageously may include a means for trickle charging the battery cell. This feature produces a safer battery pack by providing a means to charge a deeply discharged battery with a minimal charge current. Charging a deeply discharged battery with a higher charge current can badly damage the battery.

In one embodiment, the current regulator includes a transistor for coupling the first battery cell to the input terminal, a current regulator circuit that controls the transistor so as to regulate the charge current flowing into the first battery cell, and a current sensor that senses the charge current and outputs a signal corresponding to the charge current to the current regulator circuit.

In another aspect, the invention provides a battery pack having a battery cell, an input terminal that connects to an external DC power source that provides power for charging the battery cell, and a battery pack controller coupled between the input terminal and the battery cell. The battery back 10

15

20

25

controller includes a processor interface to receive predetermined messages from an external processor, a charge termination means for terminating a charge current flowing into the battery cell, and a conductor coupling the processor interface to the charge termination means. When the battery pack is in charge mode, the charge termination means is deactivated so that charge current can flow to the battery cell. But when the processor interface receives a given one of the predetermined messages, the processor interface sets a voltage of the conductor to a level that activates the charge termination means, thereby terminating charge current from flowing to the battery cell.

In one embodiment, the charge termination means includes a transistor coupled between the input terminal and the battery cell and a charge disable logic circuit that controls the transistor in response to a signal sent from the processor interface over the conductor.

In any one of the above aspects of the invention, the battery pack controller may also provide a protection circuit that continuously monitors a voltage across each battery cell, a charge current, and/or a temperature of the battery pack. Upon sensing at least one of an over current, over voltage, and over temperature condition, the protection circuit terminates the charging of the battery pack, thereby providing a safety mechanism. The battery pack controller may also provide a battery balancing system for balancing two or more battery cells within the battery pack. Preferably, the battery balancing system is controllable by an external processor through the processor interface. An advantage of this feature is that it extends the useful life of the battery pack.

Further features and advantages of the present invention, as well as the structure and operation of various embodiments of the present invention, are described in detail below with reference to the accompanying drawings.

#### **BRIEF DESCRIPTION OF THE FIGURES**

The accompanying drawings, which are incorporated herein and form part of the specification, illustrate the present invention and, together with the description, further serve to explain the principles of the invention and to enable a person skilled in the pertinent art to make and use the invention. In the drawings, like reference numbers indicate identical or functionally similar

elements. Additionally, the left-most digit(s) of a reference number identifies the drawing in which the reference number first appears.

- FIG. 1 illustrates a battery pack according to one embodiment.
- FIG. 2 illustrates one embodiment of a battery pack controller.
- FIG. 3 illustrates one embodiment of a voltage regulator circuit.

5

10

15

20

25

30

FIG. 4 illustrates one embodiment of a current regulator circuit.

### DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

The present invention provides a battery pack with a battery pack controller that provides battery pack protection, voltage and current regulation, and an interface to an external processor that allows the external processor to collect data concerning the battery pack and to control the charging and discharging of the battery cells within the battery pack. Preferably, the controller is implemented as a single integrated circuit (IC). This combination of functionality within one IC allows battery pack manufacturers to construct inexpensive and safe battery pack systems that do not require an external charger or a carefully regulated DC power supply to charge the battery pack.

FIG. 1 illustrates a battery pack 108 according to one embodiment. As shown in FIG. 1, battery pack 108 is used for providing power to a portable electronic device 106. More specifically, battery pack 108 provides power to the electronic circuitry 128 and a processor 130 within electronic device 106. Battery pack 108 includes a battery pack controller 110 (hereafter "controller"), battery cells 120 and 122, and a current sense resistor 124. Battery pack 108 also includes an input terminal 109 for connecting to portable electronic device 106 and to an unregulated DC power supply 102. There is also included a bus 126 for coupling processor 130 within portable electronic device 106 to controller 110. In a preferred embodiment, bus 126 is a one-wire bus. Bus 126 enables processor 130 to receive data from controller 110 and to control the charging and discharging of battery pack 108 by sending control messages to controller 110. Finally, there is a ground terminal 132 that allows return current to flow to and from the battery pack.

As illustrated in FIG. 1, battery cells 120, 122 can be charged without an external terminating charger and without a carefully regulated DC power

10

15

20

25

30

supply. The unique features of controller 110 allow battery cells120, 122 to be charged with only an unregulated DC power source 102, thereby significantly reducing the cost to charge battery pack 108.

FIG. 2 illustrates one embodiment of controller 110. As shown in FIG. 2, controller 110 includes a charge field effect transistor (FET) 202 and a discharge FET 204. However, in an alternative embodiment where controller 110 is implemented as an integrated circuit (IC) charge FET 202 and discharge FET 204 can be internal to the IC or external to the IC.

Charge FET 202 and discharge FET 204 are connected in series with battery cells 120 and 122. Charge FET 202 and discharge FET 204 are also connected drain to drain to form a bidirectional switch. Charge FET 202 and discharge FET 204 are independently controllable, such that charge FET 202 can be shut down to terminate charging of battery cells 120, 122 and discharge FET 204 can be turned off to terminate discharging of battery cells 120, 122.

Controller 110 further includes a voltage regulator circuit 206 and a current regulator circuit 208 that drives charge FET 202 in a linear region so as to limit the voltage and current flowing into battery cells 120, 122, respectively. Voltage regulator circuit 206 and current regulator circuit 208 are connected to a gate 215 of charge FET 202 through conductors 250 and 252, respectively.

Voltage regulator circuit 206, in conjunction with charge FET 202, allows battery pack 108 to be charged by unregulated DC power supply 102. This provides a significant advantage over conventional battery packs, which must be charged by a carefully regulated DC power supply. Similarly, current regulator circuit 208 enables battery pack 108 to be charged without the use of an external current limit circuit.

Voltage regulator circuit 206 has two modes of operation, normal mode and pulse charge mode. When operating in normal mode, voltage regulator circuit 206 drives charge FET 202 in its linear region so as to ensure that a charge voltage does not exceed a predetermined maximum value, regardless of the output voltage of unregulated DC power supply 202. The charge voltage is the voltage at a node 291 with respect to a common reference node 299. Voltage regulator circuit 206 is connected to node 291 through a conductor 232. Preferably, for the illustrated two-cell battery pack, the predetermined maximum value is 8.4 volts. That is, the charge voltage is clamped at 8.4 volts. The level at

which the charge voltage is clamped is determined by the value of a voltage set resistor 260.

In addition to its normal mode of operation, voltage regulator circuit 206 can operate in what is termed pulse charge mode. When in pulse charge mode, voltage regulator circuit 206 "pulse charges" battery cells 120, 122. That is, voltage regulator circuit 206 sets the charge voltage to a level that is higher than the predetermined maximum value for a predetermined pulse period, such as a pulse period of 100 milliseconds. The 100 millisecond pulse period example is given for the purpose of illustration, not limitation. The level of the charge voltage during pulse charging is determined by a pulse set resistor 262.

10

15

20

25

30

The mode in which voltage regulator circuit 206 operates is determined by the voltage level on a conductor 234, which connects voltage regulator circuit 206 with a processor interface 216. Processor interface 216 sets the voltage level on conductor 234 based on a control message received from processor 130 over bus 126. That is, a particular predetermined message sent from processor 130 to processor interface 216 causes processor interface 216 to set the voltage level on conductor 234 to a particular level, thereby placing voltage regulator circuit 206 in either normal mode or pulse charge mode. Therefore, processor 130 can remotely set the mode of voltage regulator circuit 206 to either the normal mode or the pulse charge mode.

FIG. 3 illustrates one embodiment of voltage regulator circuit 206. As shown in FIG. 3, voltage regulator circuit 206 includes a comparator 304, a diode 314, and a pulse charging circuit 310. Preferably, comparator 304 is a differential amplifier. Pulse charging circuit 310 includes a FET 311 and a nonretrigerable one-shot 312. In one embodiment, the nonretrigerable one-shot 312 is a 100 millisecond nonretrigerable one-shot. The anode of a diode 314 is coupled to an output 305 of comparator 304 and the cathode of diode 314 is coupled to gate 215 of charge FET 202. Comparator 304 has two inputs 306 and 308. Comparator input 306 is coupled to node 291 through a resistor 302, to common reference node 299 through resistor 260, and to the source of FET 311. Comparator input 308 is coupled to a constant 1.2 volt voltage source. The drain of FET 311 is coupled through resistor 262 to common reference node 299. The gate of FET 311 is coupled to an output of one-shot 312. The other output of one-shot 312 is

coupled to protection circuit 210 through a conductor 236. The input of one-shot 312 is coupled to processor interface 216 through conductor 234.

5

10

15

20

25

30

The output voltage of voltage regulator circuit 206 drives charge FET 202 in its linear region so as to regulate the charge voltage. That is, the output voltage of voltage regulator circuit 206 determines the charge voltage, provided, of course, that protection circuit 210 has not disabled charge FET 202. The output voltage of voltage regulator circuit 206 is a function of the difference between the voltage at comparator input 308 and input 306. The voltage at comparator input 306 is the voltage at node 320 and the voltage at comparator input 308 is, preferably, a constant 1.2 volts. When voltage regulator circuit 206 is in normal mode, the voltage at node 320 is a function of the charge voltage (that is, the voltage at node 291), the resistance of resistor 302, and the resistance of resistor 260. The charge voltage, however, is a function of voltage regulator circuit 206 output voltage. Thus, voltage regulator circuit 206 uses feedback to clamp the charge voltage at the desired level.

When voltage regulator circuit 206 is in pulse charge mode, FET 311 is turned on by one-shot 312 for a period of 100 milliseconds, during which time the voltage at node 320 is a function of the charge voltage, the resistance of resistor 302, the resistance of resistor 260, and the resistance of resistor 262. In addition, when in pulse charge mode, voltage regulator circuit 206 sends a signal to protection circuit 210 over conductor 236. This signal temporarily disables protection circuit 210 and allows the charge voltage to exceed the voltage at which the charge voltage is clamped when voltage regulator circuit 206 is operating in normal mode.

Current regulator circuit 208 in conjunction with charge FET 202 allows battery pack 108 to be charged without having to use an external current regulation circuit. This provides a significant advantage over conventional battery packs.

Current regulator circuit 208 has two inputs and one output. The first input is connected to an output of processor interface 216 through a conductor 238 and the second input is connected to the output of a current sensor 224 through a conductor 240. Current sensor 224 outputs a signal onto conductor 240 that corresponds to the charge current. The output of charge regulator 208 is connected to gate 215 of charge FET 202 through a conductor 252.

Like voltage regulator circuit 206, current regulator circuit 208 can operate in two modes. Current regulator circuit 208 can operate in a full-rate mode or a trickle charge mode. When operating in full-rate mode, current regulator circuit 208 drives charge FET 202 in a linear region such that the current flowing into battery cells 120, 122 does not exceed a first predetermined amount, such as 1.5 amperes. When operating in trickle charge mode, current regulator circuit 208 drives charge FET 202 such that the current flowing into battery cells 120, 122 does not exceed a second predetermined amount, such as 0.1 amperes. These particular maximum current values, 1.5 amperes and 0.1 amperes, are given for the purposes of illustration rather than limitation. It is expected that different maximum full rate mode charge currents and maximum trickle charge currents will be required for different battery packs. The value of resistor 124 can be changed to accommodate these different currents.

10

15

20

25

30

Trickle charge mode is used when battery cells 120, 122 are deeply discharged. This occurs when the voltage of either battery cell is below a threshold amount, such as 2.5 volts. When a battery is deeply discharged, it is dangerous to charge that battery using a high current. Thus, trickle charge mode is used when battery cells 120, 122 are deeply discharged.

The mode in which current regulator circuit 208 operates is determined by the voltage level on conductor 238, which connects current regulator circuit 208 with processor interface 216. Processor interface 216 sets the voltage level on conductor 238 based on a control message received from processor 130 over bus 126. That is, a particular predetermined message sent from processor 130 to processor interface 216 causes processor interface 216 to set the voltage level on conductor 238 to a particular level. Therefore, processor 130 can remotely set the mode of current regulator circuit 208 to either the full-rate mode or the trickle charge mode.

FIG. 4 illustrates one embodiment of current regulator circuit 208. As shown in FIG. 4, current regulator circuit 208 includes a comparator 400, a first diode 404, and a second diode 406. Preferably, comparator 400 is a differential amplifier. The output from current sensor 224 is connected to an input 401 of comparator 400 through conductor 240. An input 402 of comparator 400 is coupled to a constant 0.7 volt voltage source through a resistor 410 and is coupled to the anode of second diode 406 through a resistor 408. The output 403

of comparator 400 is coupled to the anode of a first diode 404. The cathode of diode 404 is coupled to gate 215 of charge FET 202 and the cathode of diode 406 is coupled to processor interface 216 through conductor 238.

5

10

15

20

25

30

The output voltage of current regulator circuit 208 drives charge FET 202 in a linear region so as to regulate the charge current. The output voltage of current regulator circuit 208 is a function of the difference between the voltage at comparator input 401 and the voltage at input 402. The voltage at comparator input 401 is a function of the charge current sensed by current sensor 224. When current regulator circuit 208 is in full-rate mode, the voltage at comparator input 402 is a function of resistor 410, and when current regulator circuit 208 is in trickle mode the voltage at input 402 is a function of both resistor 410 and resistor 408. In one embodiment, the values of resistors 410 and 408 are chosen such that when in full-rate mode the output voltage of comparator 401 drives charge FET 202 so that the charge current does not exceed 1.5 amperes, and when in trickle mode the output voltage of comparator 401 drives charge FET 202 so that the charge current does not exceed 0.1 amperes.

Controller 110 further includes a protection circuit 210 having a first input connected to a temperature sensor 218 through a conductor 246, a second input connected to a first voltage sensor 220 through a conductor 244, a third input connected to a second voltage sensor 222 through a conductor 242, and a fourth input connected to the current sensor 224 through conductor 238. Temperature sensor 218 measures the temperature of battery pack 108 and outputs a signal onto conductor 246 corresponding to the measured temperature. First voltage sensor 220 is connected across first battery cell 120 at nodes 291 and 292 and outputs a signal onto conductor 244 corresponding to the voltage of first battery cell 120. Second voltage sensor 222 is connected across second battery cell 122 at nodes 292 and 293 and outputs a signal onto conductor 242 corresponding to the voltage of second battery cell 122. Current sensor 224 is connected across current sense resistor 124 at nodes 293 and 294 and outputs a signal onto conductor 240 corresponding to the charge current flowing through resistor 124.

Protection circuit 210 continuously monitors the voltage of first battery cell 120, the voltage of second battery cell 122, the charge current flowing through current sense resistor 124, and the temperature of battery pack 108 by receiving the output signals from voltage sensors 220 and 222, current sensor

224, and temperature sensor 218. The function of protection circuit 210 is to turn off charge FET 202 under the following conditions: (1) over voltage on either battery cell 120, 122; (2) over current; or (3) over temperature. That is, if the voltage of either battery cell 120, 122, the charge current, or the temperature exceeds a predetermined respective threshold, protection circuit 210 turns off the charge FET 202, thereby effectively terminating charge current from flowing into battery cells 120, 122.

Protection circuit 210 also shuts down discharge FET 204 if either battery cell 120, 122 experiences an under voltage condition or the discharge current exceeds a predetermined threshold. A battery cell experiences an under voltage condition when its voltage falls below a predetermined threshold.

10

15

20

25

30

Protection circuit 210 turns off charge FET 202 by sending a predetermined signal to charge disable logic circuit (CDLC) 214 through conductor 264. CDLC 214 is connected to gate 215 of charge FET 202. When CDLC 214 receives the predetermined signal from protection circuit 210, CDLC 214 drives gate 215 of charge FET 202 so as to not allow current to flow from the charge FET's source to its drain, thereby shutting down or turning off charge FET 202.

Similarly, protection circuit 210 turns off discharge FET 204 by sending a predetermined signal to discharge disable logic circuit (DDLC) 212 through conductor 266. DDLC 212 is connected to gate 217 of discharge FET 204. When DDLC 212 receives the predetermined signal from protection circuit 210, DDLC 212 drives gate 217 of discharge FET 204 so as to not allow current to flow from the discharge FET's source to its drain, thereby shutting down or turning off of discharge FET 204.

Processor interface 216 is also connected to CDLC 214 and DDLC 212. Processor interface 216 is connected to CDLC 214 through conductor 268 and is connected to DDLC 212 through conductor 269. Having processor interface 216 connected to CDLC 214 and DDLC 212 enables processor 130 to turn off charge FET 202 and discharge FET 204. More specifically, processor interface 216 is designed such that when processor 130 transmits a charge disable signal or message to processor interface 216 over bus 126, processor interface 216 sends a signal to CDLC 214 causing CDLC 214 to turn off charge FET 202. Similarly, when processor 130 sends a discharge disable signal or message to processor

interface 216 over bus 126, processor interface 216 sends a signal to DDLC 212 causing DDLC 212 to turn off discharge FET 204.

5

10

15

20

25

30

In addition to having protection circuit 210 monitor battery pack 108, processor 130 also monitors battery back 108. The output signals from temperature sensor 218, first voltage sensor 220, second voltage sensor 222, and current sensor 224 are sent to data select unit 226. Also, an input of a data select unit 226 is connected to node 295 through conductor 241 so that the battery pack input voltage can be monitored by processor 130. Processor 130 determines which item to monitor and sends a particular data select signal to processor interface 216. Upon receiving the data select signal, processor interface 216 sends a select signal to data select unit 226 over conductor 257. Based on the select signal, data select unit 226 digitizes the input corresponding to the select signal if that input is an analog signal and outputs a digital signal to processor interface 216 over conductor 255. Processor interface 216 then transmits the digital signal to processor 130 over bus 126. In this manner, processor 130 can monitor battery pack 108. The information gathered by processor 130 while monitoring battery pack 108 can be used by processor 130 to determine when to turn off charge FET 202 and discharge FET 204 and to "gas gauge" the battery pack during discharge.

Controller 110 further includes a mechanism for "balancing" battery cells 120, 122. That is, battery pack controller 110 includes a mechanism for ensuring that the voltage of first battery cell 120 and the voltage of second battery cell 122 remain substantially equal or balanced. Controller 110 includes a first balancing circuit 228 and a second balancing circuit 230. First balancing circuit 228 is connected in parallel with first battery cell 120 and second balancing circuit 230 is connected in parallel with second battery cell 122. First balancing circuit 228 includes a discharge resistor 281 connected in series with a balancing switch 282. When switch 282 is open, no current flows through discharge resistor 281. But when switch 282 is closed, discharge resistor 282 is connected across first battery cell 120, allowing first battery cell 120 to gradually discharge. Second balancing circuit 230 also includes a discharge resistor 283 connected in series with a balancing switch 284 and operates in a like manner.

Processor interface 216 is connected to a control port (not shown) of balancing switch 282 through conductor 273 and to a control port (not shown) of

balancing switch 284 through conductor 275. Balancing switches 282, 284 are controllable by processor 130 through processor interface 216. That is, processor 130 opens or closes each balancing switch 282, 284, which comprise well known elements, by transmitting predetermined message or signals to processor interface 216.

Typically, both switches 282, 284 are open. But if the voltage of first battery cell 120 becomes greater than the voltage of second battery cell 122, processor 130 sends a first battery cell discharge message to processor interface 216. Upon receiving the message, processor interface 216 uses conductor 273 to drive balancing switch 282 so that balancing switch 282 closes, thereby allowing first battery cell 120 to gradually discharge. Once the voltage of first battery cell 120 substantially equals the voltage of second battery cell 122, processor 130 sends a second message to processor interface 216, causing processor interface 216 to change the voltage on conductor 273 so that balancing switch 282 opens, thereby terminating the gradual discharge of first battery cell 120. The same process occurs when the voltage of second battery cell 122 becomes greater than the voltage of battery cell 120, except that processor 130 opens and closes switch 284, accordingly.

The previous description of the preferred embodiments is provided to enable any person skilled in the art to make or use the present invention. While the invention has been particularly shown and described with reference to preferred embodiments thereof, it will be understood by those skilled in the art that various changes in form and details may be made therein without departing from the spirit and scope of the invention.

25

5

10

15

20

What Is Claimed Is:

### **CLAIMS**

1. A battery pack, which can be recharged by an external DC power source, comprising:

a battery cell;

- an input terminal that connects to the external DC power source; and
  - a battery pack controller coupled between said input terminal and said
- battery cell, said battery pack controller receiving a DC voltage from the external DC power source, providing a charge voltage to said battery cell, and
- 8 comprising a voltage regulator that maintains said charge voltage below a predetermined maximum, regardless of said DC voltage produced by the DC
- 10 power source.

2

- The battery pack of claim 1, wherein said battery pack controller further
   comprises a current regulator that regulates a charge current flowing into said battery cell.
- 3. The battery pack of claim 1, wherein said battery pack controller further 2 comprises:
- a processor interface that receives predetermined messages from and 4 transmits data to an external processor;
- a charge termination means for terminating a charge current flowing into said battery cell; and
- means for deactivating said charge termination means during a charge cycle, to allow charge current to flow to said battery cell, and for activating said charge termination means when said external processor transmits a predetermined message to said processor interface, to thereby terminate said charge cycle.
  - 4. The battery pack of claim 3, wherein said charge termination means comprises a transistor coupled between said battery cell and said input terminal and a charge disable logic circuit that controls said transistor in response to a signal from said processor interface.
    - 5. The battery pack of claim 1, wherein said voltage regulator comprises:

- coupling means for coupling said battery cell to said input terminal; and a voltage regulator circuit that controls said coupling means to maintain said charge voltage below said predetermined maximum regardless of the voltage produced by the DC power supply.
- The battery pack of claim 5, further comprising a protection circuit that
   continuously senses a voltage across said battery cell, a charge current, and a temperature and that places said coupling means in an off state upon sensing at
   least one of an over current, over voltage, and over temperature condition, thereby terminating said charge current from flowing into said battery cell.
- The battery pack of claim 5, wherein said coupling means comprises a
   first terminal, a second terminal, and a third terminal, said first terminal being coupled to said input terminal, said second terminal being coupled to an output
   of said voltage regulator circuit, and said third terminal being coupled to said battery cell.
- 8. The battery pack of claim 7, wherein said coupling means comprises a transistor.
- The battery pack of claim 8, wherein said transistor comprises a field
   effect transistor (FET) and said first terminal corresponds to the source terminal of said FET, said second terminal corresponds to the gate terminal of said FET,
   and said third terminal corresponds to the drain terminal of said FET.
- The battery pack of claim 9, further comprising a second FET coupled
   between the first FET and said battery cell, wherein the drain terminal of said second FET is coupled to the drain terminal of said first FET and the source
   terminal of said second FET is coupled to a terminal of said battery cell.
- 11. The battery pack of claim 5, wherein said voltage regulator circuit
  2 comprises a comparator having a first input terminal, a second input terminal, and an output terminal, said first input terminal being coupled to a terminal of
  4 said battery cell through at least one resistor, said second input terminal being

WO 00/16462 16

coupled to a constant voltage source, and said output terminal being coupled to

- said coupling means, wherein an output signal of said comparator controls said 6 coupling means to maintain said charge voltage below said predetermined
- maximum, regardless of said DC voltage produced by the DC power source. 8
- The battery pack of claim 1, further comprising a second battery cell 12. connected in series with the first battery cell. 2
- 13. The battery pack of claim 12, wherein said battery pack controller further comprises battery balancing means for balancing said first and second battery 2 cells, said battery balancing means comprising first discharging means for discharging said first battery cell and second discharging means for discharging 4
- The battery pack of claim 13, wherein said battery pack controller further 14. 2 comprises:
- a processor interface that receives predetermined messages from and 4 transmits data to an external processor;
- means for activating said first discharging means when said external processor transmits a first predetermined message to said processor interface; and
- 8 means for activating said second discharging means when said external processor transmits a second predetermined message to said processor interface.
- The battery pack of claim 1, wherein said voltage regulator comprises 15. means for pulse charging said battery cell. 2
- A battery pack, which can be recharged by an external DC power source, 16. 2 comprising:

a battery cell;

said second battery cell.

- an input terminal that connects to the external DC power source; and 4 a battery pack controller coupled between said input terminal and said
- battery cell, said battery pack controller comprising a current regulator that regulates a charge current flowing into said battery cell.

- 17. The battery pack of claim 16, wherein said battery pack controller further comprises:
- a processor interface that receives predetermined messages from and 4 transmits data to an external processor;

2

2

a charge termination means for terminating a charge current flowing into said battery cell; and

means for deactivating said charge termination means during a charge cycle, to allow charge current to flow to said battery cell, and for activating said charge termination means when said external processor transmits a first predetermined message to said processor interface, to thereby terminate said charge cycle.

- 18. The battery pack of claim 16, wherein said current regulator comprises: coupling means for coupling said battery cell to said input terminal;
- a current regulator circuit that controls said coupling means so as to 4 regulate said charge current flowing into said battery cell; and
- a current sensor that senses said charge current and outputs a signal corresponding to said charge current to said current regulator circuit.
- The battery pack of claim 18, further comprising a protection circuit that
   continuously senses a voltage across said battery cell, said charge current, and a temperature and that places said coupling means in an off state upon sensing at
   least one of an over current, over voltage, and over temperature condition,

thereby terminating said charge current from flowing into said battery cell.

- 20. The battery pack of claim 18, wherein said coupling means comprises a first terminal, a second terminal, and a third terminal, said first terminal being coupled to said input terminal, said second terminal being coupled to an output of said current regulator circuit, and said third terminal being coupled to said battery cell.
- 21. The battery pack of claim 20, wherein said coupling means comprises a transistor.

- 22. The battery pack of claim 21, wherein said transistor comprises a field
- 2 effect transistor (FET) and said first terminal corresponds to the source terminal of said FET, said second terminal corresponds to the gate terminal of said FET,
- 4 and said third terminal corresponds to the drain terminal of said FET.
  - 23. The battery pack of claim 22, further comprising a second FET coupled
- between the first FET and said battery cell, wherein the drain terminal of said second FET is coupled to the drain terminal of said first FET and the source
- 4 terminal of said second FET is coupled to a terminal of said battery cell.
  - 24. The battery pack of claim 18, wherein said current regulator circuit
- 2 comprises a comparator having a first input terminal, a second input terminal, and an output terminal, said first input terminal being coupled to an output of
- 4 said current sensor, said second input terminal being coupled to a constant voltage source, and said output terminal being coupled to said coupling means,
- 6 wherein an output signal of said comparator controls said coupling means to control said charge current flowing into said battery cell.
- 25. The battery pack of claim 18, wherein said current regulator circuit2 comprises means for trickle charging said battery cell.
- 26. A battery pack, which can be recharged by an external DC power source,2 comprising:
  - a battery cell;
- 4 an input terminal that connects to the external DC power source; and
  - a battery pack controller coupled between said input terminal and said
- 6 battery cell, said battery back controller comprising:
  - a processor interface to receive predetermined messages from an
- 8 external processor;
  - a charge termination means for terminating a charge current
- 10 flowing into said battery cell; and
  - a conductor coupling said processor interface to said charge
- 12 termination means, wherein when said processor interface receives a given one


- of said predetermined messages, said processor interface sets a voltage of said conductor to a level that activates said charge termination means, thereby terminating charge current from flowing to said battery cell.
- 27. The battery pack of claim 26, wherein said battery controller further
   2 comprises a voltage regulator, wherein when said input terminal is connected to
   the external DC power source said battery pack controller receives a DC voltage
- 4 produced by the DC power source and provides a charge voltage to said battery cell, said voltage regulator maintaining said charge voltage below a
- 6 predetermined maximum regardless of the voltage produced by the DC power supply.
- 28. The battery pack of claim 27, wherein said battery pack controller further
  comprises a current regulator that regulates said charge current flowing into said battery cell.
- 29. The battery pack of claim 28, said battery pack controller further
  2 comprising a protection circuit that continuously senses a voltage across said battery cell, a charge current, and a temperature and that activates said charge
- 4 termination means upon sensing at least one of an over current, over voltage, and over temperature condition, thereby terminating said charge current from
- 6 flowing into said battery cell.

coupled to said battery cell.


- 30. The battery pack of claim 26, wherein said charge termination means
  2 comprises a transistor having a first terminal, a second terminal, and a third terminal, said first terminal being coupled to said input terminal, said second
  4 terminal being coupled to said processor interface, and said third terminal being
- 31. The battery pack of claim 30, wherein said transistor comprises a field effect transistor (FET) and said first terminal corresponds to the source terminal of said FET, said second terminal corresponds to the gate terminal of said FET,
- 4 and said third terminal corresponds to the drain terminal of said FET.


- 32. The battery pack of claim 31, further comprising a second FET coupled
- between the first FET and said battery cell, wherein the drain terminal of said second FET is coupled to the drain terminal of said first FET and the source
- 4 terminal of said second FET is coupled to a terminal of said battery cell.
- 33. The battery pack of claim 26, further comprising a second battery cell connected in series with the first battery cell.
- 34. The battery pack of claim 33, wherein said battery pack controller further
  2 comprises battery balancing means for balancing said first battery cell and said second battery cell, said battery balancing means comprising first discharging
  4 means for discharging said first battery cell and second discharging means for discharging said second battery cell.
  - 35. The battery pack of claim 34, further comprising:
- means for activating said first discharging means when said external processor transmits a second predetermined message to said processor interface,
- 4 thereby discharging said first battery cell; and


means for activating said second discharging means when said external processor transmits a third predetermined message to said processor interface, thereby discharging said second battery cell.



PCT/US99/21652







#### INTERNATIONAL SEARCH REPORT

Internati Application No PCT/US 99/21652

A. CLASSIFICATION OF SUBJECT MATTER IPC 7 H02J7/00 According to International Patent Classification (IPC) or to both national classification and IPC B. FIELDS SEARCHED Minimum documentation searched (classification system followed by classification symbols) IPC 7 H02J Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched Electronic data base consulted during the international search (name of data base and, where practical, search terms used) C. DOCUMENTS CONSIDERED TO BE RELEVANT Category ° Citation of document, with indication, where appropriate, of the relevant passages Relevant to claim No. χ US 5 747 964 A (TURNBULL ROBERT R) 1,5,7-95 May 1998 (1998-05-05) 12 - 14.16the whole document χ EP 0 665 628 A (SUN MICROSYSTEMS INC) 16-19. 2 August 1995 (1995-08-02) 25,26, 30 - 33the whole document χ US 5 646 501 A (KILEY DAVID A ET AL) 1,3 8 July 1997 (1997-07-08) the whole document χ US 5 804 944 A (ALBERKRACK JADE ET AL) 16 8 September 1998 (1998-09-08) the whole document Further documents are listed in the continuation of box C. X Patent family members are listed in annex. Special categories of cited documents: "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or ≫eory underlying the "A" document defining the general state of the art which is not considered to be of particular relevance "E" earlier document but published on or after the international "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone filing date "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art. "O" document referring to an oral disclosure, use, exhibition or other means "P" document published prior to the international filing date but later than the priority date claimed "&" document member of the same patent family Date of the actual completion of the international search Date of mailing of the international search report 30 December 1999 12/01/2000 Name and mailing address of the ISA Authorized officer European Patent Office, P.B. 5818 Patentlaan 2 NL – 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Moyle, J Fax: (+31-70) 340-3016

### INTERNATIONAL SEARCH REPORT

Internatic Application No
PCT/US 99/21652

26,33-35 26,33-35 26,33-35
26,33-35 26,33-35 26,33-35
26,33-35 26,33-35
26,33-35
1-35
1–35
1–35
34,35
1–35
12,13, 33-35
33–35

1

# INTERNATIONAL SEARCH REPORT

Into,ination on patent family members

Internati<sup>,</sup> Application No PCT/US 99/21652

Patent document cited in search repor	rt	Publication date		Patent family member(s)		Publication date
US 5747964	Α	05-05-1998	US	5821733	A	13-10-1998
EP 0665628	Α	02-08-1995	US JP	5557188 8098414		17-09-1996 12-04-1996
US 5646501	Α	08-07-1997	CA	2185375	Α	03-05-1997
US 5804944	A	08-09-1998	WO US	9845924 5920181		15-10-1998 06-07-1999
US 5622789	Α	22-04-1997	AU WO US	3322295 9608846 5645949	Α	29-03-1996 21-03-1996 08-07-1997
EP 0814556	Α	29-12-1997	US JP	5764027 10066270		09-06-1998 06-03-1998
WO 9612333	A	25-04-1996	FR DE EP JP US	2725849 69510769 0734605 9507378 5677613	D A T	19-04-1996 19-08-1999 02-10-1996 22-07-1997 14-10-1997
EP 0545747	A	09-06-1993	EP AT DE DE EP JP US	0539640 179034 69228918 69228918 0546872 6205541 5767659	T D T A A	05-05-1993 15-04-1999 20-05-1999 30-09-1999 16-06-1993 22-07-1994 16-06-1998
US 5695886	Α	09-12-1997	NONE			
US 5608307	Α	04-03-1997	NONE			
WO 9714128	Α	17-04-1997	US EP JP	5841996 0829074 10503312	Α	24-11-1998 18-03-1998 24-03-1998
US 5666040	Α	09-09-1997	NONE			
US 5677613	Α	14-10-1997	FR DE EP WO JP	2725849 69510769 0734605 9612333 9507378	D A A	19-04-1996 19-08-1999 02-10-1996 25-04-1996 22-07-1997
 US 5773959	 А	 30-06-1998	NONE	·		