

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
28 March 2002 (28.03.2002)

PCT

(10) International Publication Number
WO 02/25666 A2

(51) International Patent Classification⁷: **G11C**
(21) International Application Number: PCT/SG01/00197
(22) International Filing Date: 23 August 2001 (23.08.2001)
(25) Filing Language: English
(26) Publication Language: English
(30) Priority Data:
09/649,125 28 August 2000 (28.08.2000) US
(71) Applicant: **INFINEON TECHNOLOGIES AG**
[DE/SG]; St.-Martin-Strasse 53, 81669 Munich (DE).
(72) Inventor: **NAIR, Vinod, Nair, Gopikuttan**; 1 Pasir Ris
Drive, #02-552, Block 639, Singapore 510639 (SG).
(74) Agent: **MCCALLUM, Graeme, David**; Lloyd Wise, Tan-
jong Pagar, P.O. Box 636, Singapore 910816 (SG).

(81) Designated States (*national*): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZW.

(84) Designated States (*regional*): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).


Published:

— without international search report and to be republished upon receipt of that report

[Continued on next page]

(54) Title: CONTROL APPARATUS FOR TESTING A RANDOM ACCESS MEMORY

RAM Test Controller



(57) Abstract: A logic device includes a RAM and control apparatus (10). The control apparatus (10) is adapted to receive input signals (6) from a processor and the control apparatus (10) is also adapted to be coupled to the RAM to send signals to the RAM in response to the input signals (6). The control apparatus (10) includes a data generator (3) and the data generator generates a test bit pattern which is dependent on the received input signals (6).

WO 02/25666 A2



For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

CONTROL APPARATUS FOR TESTING A RANDOM ACCESS MEMORY

The invention relates to control apparatus for testing a random access memory (RAM), and in particular, a RAM on a logic device.

5

Conventionally, there are a number ways of testing a RAM on a logic device.

For example, it is possible to use a microcontroller, or other processor, on the logic device to test the RAM using a suitable test program.

10 Another method of testing is to use what is commonly known as built-in self test (BIST). This is implemented by building test logic onto the logic device. The only function of the test logic is to test the RAM.

However, with BIST, in order to generate the test algorithm, which is
15 permanently stored in the test logic, it is essential to know the internal structure of the RAM to efficiently and comprehensively test the RAM. It is only possible to choose an appropriate test bit pattern to properly test the RAM if the internal structure of the RAM is known. The test bit pattern is fixed into the test logic on the logic device and therefore, cannot be altered. Hence, it is essential when
20 designing the logic device to be able to generate the optimum test algorithm and test bit pattern using the test logic as there is no flexibility to be able to change the test algorithm or the test bit pattern after the logic device has been fabricated.

One of the problems with determining the internal structure of the RAM is that as the RAM is usually supplied by another manufacturer and then built onto the logic device, the internal structure of the RAM is generally not known.

Therefore, it can be difficult or impossible to generate the optimum test
5 algorithm and test bit pattern to build into the test logic to test the RAM.

In accordance with the present invention, control apparatus for testing a RAM comprises a control device coupled to an address generator, a data generator and a state machine, the state machine receiving outputs from the address
10 generator, the data generator and the control device, and in response to the received outputs, outputting data, address and control signals, and a control interface coupled to the control device, the control interface being adapted to receive input signals and the control device being controlled in accordance with the input signals to control the data generator to generate data, the data
15 generated being dependent on the input signals.

In accordance with a second aspect of the present invention, a method of performing a built-in self test of a RAM on a logic device comprises generating input signals and coupling the input signals to a control apparatus for testing a
20 RAM, the input signals causing the control apparatus to generate a test bit pattern which is dependent on the input signals, the generated test bit pattern being transmitted to the RAM for storage at an address in the RAM and subsequently reading a test bit pattern stored at the address and comparing the test bit pattern with the bit pattern read from the address.

In accordance with a third aspect of the present invention, there is provided a logic device comprising a RAM and control apparatus, the control apparatus being adapted to receive input signals from a processor, and the control apparatus being coupled to the RAM to send signals to the RAM in response to the input signals received, and wherein the control apparatus comprises a data generator, the data generator generating a test bit pattern which is dependent on the received input signals.

An advantage of the invention is that by including control apparatus with a data generator and a control interface, it is possible to control the data generator to generate different test bit patterns to test the random access memory.

Typically, the control apparatus further comprises an address generator and a control generator to generate address and control signals for the RAM.

15

In one example of the invention, the logic device also comprises the processor from which the control apparatus receives the input signals. However, it is possible that the processor may be external from the logic device.

Typically, the logic device may further comprises a register device which monitors signals sent to the RAM by the control apparatus and received from the RAM by the control apparatus. Typically, the register device is coupled to an output contact on the logic device to permit the register device to be monitored by an external device. Preferably, the register device is a signature

20

register device and most preferably, is a multiple input signature register device (MISR).

Control apparatus in accordance with the invention will now be described with
5 reference to the accompanying drawing, in which:

Figure 1 is a block diagram of a RAM test controller.

Figure 1 shows a RAM test controller 10 which includes a configuration and
10 control interface 5 which receives an input 6 on a bus from a test processor (not shown), such as a microcontroller. The output from the interface 5 is coupled to a control generation and synchronizing device 1 which has outputs coupled to an address generator 2, a data generator 3 and a state machine 4. Outputs from the address generator 2 and the data generator 3 are also coupled to the
15 state machine 4. The state machine 4 is coupled to a bus 7 which couples the test controller 10 to a random access memory (RAM) (not shown). In addition, the bus 7 is monitored by a multiple input signature register (MISR) 8 which is coupled to an output pin 9 of the logic device.

20 The test controller 10 is an integral part of a logic device which also includes a processor, such as a microcontroller, and the RAM.

In use, the test processor is coupled to the input bus 11 of the test controller 10. The test processor may be the processor located on the same logic device as
25 the RAM and the test controller 10. However, alternatively, it is possible that

the test processor may be an external processor which is coupled to the test controller 10 via input pins on the logic device.

The configuration and control interface 5 receives the input signals 6 from the test processor and couples the signals to the control generation and synchronizing block 1. The control generation and synchronizing block 1, in response to the input signals, generates the output 12 which are control instructions that are output to the state machine 4, the output 13 which are address generation instructions that are output to the address generator 2 and the output 14 which are data generation instructions that are output to the data generator 3. In response to the address generation instructions received from the control generation synchronizing block 1, the address generator 2 generates an address location of the RAM which is the output 15 to the state machine 4. Similarly, the data generator 3, in response to a data generation signal from the control generation and synchronizing block 1 generates a test bit pattern which is the output 16 to the state machine 4. The state machine 4 then outputs the test bit pattern, the address location and the control signal to the RAM.

The RAM receives the signals and stores the test bit pattern at the address specified by the address location. Simultaneously, the MISR 8 monitors the signals to the RAM. Subsequently, the control generation and synchronizing block 1 will generate a read control signal to the state machine and the address generator 2 will generate the address at which the test bit pattern was stored. The state machine 4 will then output the read control signal and the address location to the RAM which will retrieve the bit pattern stored at the address

location and send it on the bus 7 to the test controller 10. The bit pattern retrieved is recorded by the MISR 8. The contents of the MISR 8 are output on the output pin 9 of the logic device and the output pattern from the MISR is compared with a known reference pattern to give an indication of whether the
5 RAM is operating correctly.

An advantage of the invention is that by using the data generator 3, it is possible to use the test processor to instruct the test controller 10 to generate a specific test bit pattern for a RAM. It is also possible to test the RAM using a
10 number of different test bit patterns, if necessary, to ensure that the RAM has been comprehensively tested.

In addition, there is the advantage that as the test bit pattern generated by the test controller 10 is controlled by the test processor, the test bit pattern does not
15 need to be known during design of the logic device and can be generated subsequently.

Furthermore, there is the advantage that as it is not necessary to permanently store the test bit pattern in the logic device, the test bit pattern can be changed
20 at any time.

CLAIMS

1. Control apparatus for testing a RAM, the apparatus comprising a control device coupled to an address generator, a data generator and a state machine,
5 the state machine receiving outputs from the address generator, the data generator and the control device, and in response to the received outputs, outputting data, address and control signals, and a control interface coupled to the control device, the control interface being adapted to receive input signals and the control device being controlled in accordance with the input signals to
10 control the data generator to generate data, the data generated being dependent on the input signals.
2. A logic device comprising a RAM and control apparatus, the control apparatus being adapted to receive input signals from a processor, and the
15 control apparatus being adapted to be coupled to the RAM to send signals to the RAM in response to the input signals received, and wherein the control apparatus comprises a data generator, the data generator generating a test bit pattern which is dependent on the received input signals.
- 20 3. A device according to claim 2, further comprising an address generator and a control generator to generate address and control signals for the RAM.
4. A device according to claim 2 or claim 3, wherein the logic device also comprises the processor from which the control apparatus receives the input
25 signals.

5. A device according to any of claims 2 to 4, further comprising a register device which stores signals sent to the RAM by the control apparatus and signals received from the RAM by the control apparatus.

5

6. A device according to claim 5, wherein the register device is coupled to an output contact on the logic device to permit the contents of the register device to be monitored by an external device.

10 7. A device according to claim 5 or claim 6, wherein the register device is a signature register device.

8. A device according to claim 7, wherein the signature register device is a multiple input signature register device (MISR).

15

9. A method of performing a built-in self test of a RAM on a logic device, the method comprising generating input signals and coupling the input signals to a control apparatus for testing a RAM, the input signals causing the control apparatus to generate a test bit pattern which is dependent on the input signals,
20 the generated test bit pattern being transmitted to the RAM for storage at an address in the RAM, and subsequently reading a test bit pattern stored at the address and comparing the test bit pattern with the bit pattern read from the address.

1/1

RAM Test Controller




Figure 1