Symmetrical polyphase networks are disclosed comprising N single-phase networks each including a constant reactance, i.e., a reactance whose value remains constant with changes in the frequency of the signal applied thereto. Due to the use of this constant reactance (controlled constant current source, such as properly connected and controlled transistors or impedance transformers), the polyphase network responds differently to input signals of negative and positive frequencies (a positive frequency is a counterclockwise sequence of vectors representing polyphase input signals and a negative frequency is a clockwise sequence of vectors representing polyphase input signals). Also the polyphase network has a different insertion loss characteristic depending on the sequence of the polyphase input signals.
**Fig. 1(A)**

**Fig. 1(B)**

**Fig. 2.**

Inventor

MICHAEL J. GINGELLO

By Alfred C. Hill

Agent
Fig. 5.

Fig. 6.

Inventor

MICHAEL J. GINGELL

By Alfred Hill

Agent
Inventor

MICHAEL J. GINGELL

By ALFRED C. HILL
Agent
Fig. 27(A)  Fig. 27(B)

Fig. 28(A)  Fig. 28(B)
Fig. 15

$R_{51}$ $R_{71}$

Phase 1

Negative Impedance Converter

$R_{61}$ $R_{62}$

$C_{21}$

$R_{52}$ $R_{72}$

Phase 2

$1:1$ Impedance Transformer

Loss

$-ve$ $0$ $+ve$

Fig. 29(A) Fig. 29(B)

Loss

$-ve$ $f_1$ $+ve$

Fig. 30(A) Fig. 30(B)

Inventor

MICHAEL J. GINGELL

By Alfred C. Hill

Agent
\[ V = V/2 + jV/2 \]

Fig. 31(A)  Fig. 31(B)  Fig. 31(C)

Fig. 32.

Inventor

MICHAEL J. GINGELL

By  ALFRED C. HILL

Agent
SYMMETRICAL POLYPHASE NETWORKS UTILIZING CONSTANT REACTANCES

BACKGROUND OF THE INVENTION

The invention relates to polyphase networks and more particularly to symmetrical polyphase networks.

SUMMARY OF THE INVENTION

The term "constant reactance" as employed herein is defined as a reactance whose value remains constant with changes in the frequency of the signal applied thereto.

The term "positive frequency" as employed herein is defined as a counterclockwise sequence of vectors representing polyphase input signals.

The term "negative frequency" as employed herein is defined as a clockwise sequence of vectors representing polyphase input signals.

An object of the present invention is to provide a symmetrical polyphase network including constant reactances.

Another object of the present invention is to provide a symmetrical polyphase network including constant reactances such that the symmetrical polyphase network responds differently to input signals of negative and positive frequencies.

Another object of the present invention is the provision of a symmetrical polyphase network comprising N single-phase networks, one for each phase of an N-phase input signal, where N is an integer greater than one; each of said single-phase networks including at least one constant reactance so that the symmetrical polyphase network responds differently to input signals of negative and positive frequencies.

BRIEF DESCRIPTION OF THE DRAWING

The above-mentioned and other features and objects of this invention will become more apparent by reference to the following description taken in conjunction with the accompanying drawings, in which:

FIGS. 1(A) and 1(B), respectively, illustrate positive and negative sequence four-phase vector diagrams;

FIG. 2 illustrates a positive sequence four-phase vector diagram;

FIG. 3(A) illustrates the frequency response curve of a simple third-order elliptic low-pass filter;

FIG. 3(B) illustrates the frequency response curve illustrated in the drawing according to FIG. 3(A) transformed into an asymmetric form;

FIG. 4 shows the gyrator realization of constant reactance;

FIG. 5 shows the controlled source representation of a gyrator;

FIG. 6 shows a method of realizing constant reactances in a four-phase system;

FIG. 7 shows the circuit diagram of a single-phase asymmetric-about-zero frequency filter;

FIG. 8 shows the circuit diagram of the polyphase realization of the circuit diagram of FIG. 7 for a two-phase system with quadrature inputs;

FIGS. 9(A) and 9(B), respectively, show circuit diagrams of the theoretical and practical realizations of a two-phase / to / impedance transformer of the voltage shift type;

FIGS. 10(A) and 10(B), respectively, show circuit diagrams of the theoretical and practical realizations of another two-phase voltage shift type / to / impedance transformer;

FIGS. 11(A) and 11(B), respectively, show circuit diagrams of the theoretical and practical realizations of a two-phase / to / impedance transformer of the current shift type;

FIGS. 12(A) and 12(B), respectively, show circuit diagrams of the theoretical and practical realizations of another two-phase current shift type / to / impedance transformer;

FIG. 13 shows the circuit diagram of a single-phase network which utilizes a plurality of constant reactances;

FIG. 14 shows the circuit diagram of the polyphase realization of the circuit diagram to FIG. 13 for a two-phase network with quadrature inputs;

FIG. 15 shows part of the circuit diagram of FIG. 14 together with negative impedance converters;

FIGS. 16, 17, 18 and 20, respectively, show the practical circuit diagrams of different forms of three-phase impedance transformers;

FIG. 19 shows the equivalent circuit diagram of one phase of the impedance transformer shown in FIG. 18;

FIG. 21 shows the circuit diagram of another single-phase network which utilizes a plurality of constant reactances;

FIG. 22 shows the circuit diagram of the polyphase realization of the circuit diagram of FIG. 21 for a three-phase network;

FIGS. 23 and 24 show equivalent circuit diagrams of one phase of the circuit diagram shown in FIG. 22;

FIGS. 25 and 26 show the circuit diagrams of different forms of four-phase impedance transformers;

FIGS. 27(A) and 27(B) show frequency response curves;

FIGS. 28(A) and 28(B) show circuit diagrams of a single-phase filter before and after transformation by image design techniques;

FIGS. 29(A) and (B) show frequency response curves for an N-path frequency translation system having low-pass filters connected in each of the N-paths thereof;

FIGS. 30(A) and (B) show frequency response curves for an N-path frequency translation system which utilizes the symmetrical polyphase networks according to the invention;

FIGS. 31(A) to (C) show vector diagrams; and

FIG. 32 shows the circuit diagram of a two-phase network with quadrature inputs.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

In order to understand the operation of the symmetrical polyphase networks according to the present invention, the concept of negative frequency must be introduced. If a four-phase system is considered, which has as shown in FIG. 1(A) voltages of $V_v$, $-V_v$, $-V_v$, $+V_v$ applied to its four input terminals, then the input signal can be called symmetrical, since all voltages are equal in magnitude and spaced apart by steps of 90°, and of any positive sequence, since, conventionally, all vectors rotate counterclockwise and the voltage on path 1 leads the voltage on path 2 by 90°, and similarly, the voltage on path 2 leads the voltage on path 3 by 90°, etc. If now the vectors rotate the opposite way, i.e., as shown in FIG. 1(B), the system is still symmetrical, but is now of negative sequence (negative frequency), since the voltage on path 1 lags the voltage on path 2 by 90° instead of leading as before.

Considering the voltage on path 1 it can be seen from FIG. 2 that this voltage is $V$ sin $ut$, i.e., the projection of the vector $V$ onto the imaginary axis when it is being rotated counterclockwise. When the sequence of vectors is reversed, $-V$ sin $ut$ will be observed. Since $-\sin ut = \sin (-ut)$, it can be said that, in a single-phase network, a positive sequence represents a positive $\omega$ and a negative sequence represents a negative $\omega$. Thus, where positive and negative frequencies are hereinafter referred to with reference to the characteristics of a single-phase network, it means positive and negative sequence, respectively, in a polyphase network containing N single-phase networks.

In order to realize a polyphase network which has different magnitude responses to positive and negative sequence (positive and negative frequency) inputs, it is easiest to first consider a single-phase network having different magnitude responses to positive and negative frequencies. By its very nature such a single-phase network will not be physically realizable, since it is not possible to distinguish between positive and negative frequencies in a single-phase network containing real components. However, consideration of an asymmetric about-zero frequency single-phase network can be used as a stepping stone to the synthesis of a polyphase network where positive and negative frequencies have a real significance, and it will be seen that interconnections between the single-phase networks, so that each network "knows" what sequence of input has been applied, is necessary and sufficient for polyphase realization of the previously unrealizable single-phase network.
There are a variety of transforms that will change a symmetrical-about-zero frequency network to one that is asymmetrical-about-zero.

By way of example, consider a simple third-order elliptic low-pass filter, the response of which is illustrated in Fig. 3(A). By making the transformation

$$\omega = \frac{\omega}{\omega_0} + 1$$

where $\omega$ is the frequency scale of the original filter, and $\Omega$ is a new frequency scale, the response is transformed into the asymmetric form illustrated in Fig. 3(B). As shown in Fig. 3(B), $\omega = \omega_0$, so that the peak that was at $-\omega_0$ (see Fig. 3(A)) is shifted to $\Omega = -\omega$ (see Fig. 3(B)). It is now possible to observe the effect of the above on realizability. The inverse transform of equation (1) is given by

$$\omega = \frac{\Omega}{1 - \Omega/\omega_0}$$

Since the original network would have been constructed of coils and capacitors and resistively terminated, a coil which had an admittance of $1/jL$ would, therefore, be transformed as below:

$$\frac{1}{jL} = \frac{1}{\omega_0} - \frac{1}{\omega}$$

The coil has, therefore, been transformed into a coil in parallel with a constant reactance. Similarly, a capacitor $C$ would be transformed into a capacitor $C$ in series with a constant reactance. However, since constant reactances are physically unrealizable in single-phase networks, the single-phase network is also unrealizable.

In the polyphase network according to the present invention, which contains N single-phase networks, it is possible to realize the constant reactance elements by means of, for example, gyrators, or sets of controlled sources, the latter being N-port gyrators.

Consider a two-phase system with quadrature inputs of $V_a$ and $V_b$. At any point in one of the two paths of the system there will be a voltage of $V$ and a current of $I$. Since the two paths are physically identical, there will be at the corresponding point in the other of the two paths a voltage of $V$ and a current of $I$.

Thus, if gyrator G1 is connected between the two phases, the two single-phase networks, in a symmetrical way as shown in Fig. 4, for example, it will have a voltage of $V$ across port S and a voltage of $V$ across port 6. The gyrator must be symmetrical.

A symmetrical gyrator has the chain matrix

$$\begin{bmatrix} V_1 \\ I_1 \end{bmatrix} = \begin{bmatrix} 0 & +1 \\ gm & 0 \end{bmatrix} \begin{bmatrix} V_2 \\ I_2 \end{bmatrix}$$

i.e.,

$$I_1 = gmV_1 \quad \text{and} \quad I_2 = gmV_2$$

Thus, the impedance seen looking into port 5 is

$$Z_1 = \frac{V_1}{I_1} = \frac{V}{gmV_1} = \frac{1}{gm}$$

Similarly at port 6:

$$Z_2 = \frac{V_2}{-I_2} = \frac{-V}{-gmV_1} = \frac{1}{gm}$$

Therefore, it can be seen from equations (6) and (7) that looking into either port of gyrator G1 a reactance of $1/gm$ is observed. Also, since the gyrator is a lossless element (theoretically), it is possible to construct lossless networks with their attendant low sensitivity (compared with active and passive R-C networks).

As shown in Fig. 5, gyrator G2 can be represented by two controlled sources, i.e., the constant current sources CCS1 and CCS2.

By using this representation, it is possible to envisage ways of extending the use of gyrators in systems having more than two phases. Fig. 6 shows a way of realizing constant reactances in a four-phase system with what is virtually a four-port gyrator.

For other than two or four phases, the arrangements are slightly more involved due to the complex relationship between voltages and currents of the single-phase circuits.

In practice the gyrator circuits are realized with transistors. As an example of the application of the above principles, consider the filter described hereinbefore with reference to Fig. 3(B). The single-phase version of this filter could take the form shown in Fig. 7 wherein coil L1 which is connected between one input and one output terminal is shunted by constant reactance X3 and capacitor C2, constant reactance X2 and capacitor C3 connected in series. The input terminals of the filter are shunted by capacitor C1 connected in series with constant reactance X1 and the output terminals are shunted by capacitor C4 connected in series with constant reactance X4.

The polyphase realization for a four-phase system with quadrature inputs is shown in Fig. 8 where it can be seen that four two-port gyrators G3 to G6 are utilized for the constant reactances of each one of the two phases.

One port of two-port gyrator G3 is used for one phase and is, therefore, connected in series between capacitors C2 and C3, across coil L1, while the other port of this gyrator is used for the other phase and is, therefore, connected in series between capacitors C2 and C3 across coil L1.

Similarly, the two-port gyrators G4 to G6 each have each one of the two ports thereof utilized for one of the two input phases, i.e., two ports of gyrator G4 are utilized with capacitors C1 and C4, to shunt the inputs of the two phases, the two ports of gyrator G5 are used to shunt coils L1 and L2, and the two ports of gyrator G6 is utilized with capacitors C4 and C4, to shunt the outputs of the two phases.

The gyrators and N-port gyrators used to realize constant reactances may be called polyphase-constrained networks, since the N terminals thereof are forced to carry voltages and currents which are always in N phases.

A further class of polyphase-constrained networks are those which include $I$ to $j$ impedance transformers to provide the constant reactances, where $j$ is the conventionally employed mathematical symbol equal to $\sqrt{-1}$. (See page 479, "The International Dictionary of Physics and Electronics," 1956).

By way of example, consider the circuit diagram shown in Fig. 9(A) which shows a two-phase (quadrature) $I$ to $J$ impedance transformer of the voltage shift type having a constant current source (CCS3 or CCS4) in each phase thereof and the voltages and currents associated with each phase are as indicated. The phase "I to J impedance transformer" means if impedances $Z$ are placed on the output of each phase, in other words, looking into the inputs of the impedance transformer, impedances of $\mathcal{Z}$ will be seen looking into either input from the output of the impedance transformer.

These networks which may be utilized as circuit elements to transform resistors into constant reactances are in practice realized with transistors as shown in Fig. 9(B). Each one of the two phases contains a transistor, i.e., transistors VT1 and VT2, having their collector-emitter circuits connected in series between the input and output terminals of the network.
The JV voltage input to one of the two phases is also applied to the base of transistor VT1 in the other of the two phases by means of transistor VT3 having its base connected to the JV voltage source, its collector connected to the base of transistor VT1 and to a negative electrical power supply via resistor R1 and its emitter connected to ground potential via resistor R2. The input voltage JV is applied directly to the base of transistor VT2.

Alternatively, the two-phase voltage shift type j to j impedance transformers may take the form shown in Figs. 10(A) and 10(B). The equivalent circuit diagram of Fig. 10(A) shows the voltages and currents associated with each phase and the practical circuit diagram of Fig. 10(B) comprises a transistor in each one of the two phases, i.e., transistors VT4 and VT5 having their emitter-collector circuits connected in series between the input and output terminals of the network.

The JV voltage output of one of the two phases is applied directly to the base of transistor VT4 and the output voltage VO of the other of the two phases is applied to the base of transistor VT5 in said one of the two phases by means of transistor VT6 having its base connected to the collector of transistor VT4, its collector connected to a negative electrical power supply via resistor R11 and to the base of transistor VT5 and its emitter connected to ground potential via resistor R10.

Examples of two-phase (quadrature) shift types of j to j impedance transformers are shown in Figs. 11(A) and 11(B) and Figs. 12(A) and 12(B).

FIG. 11(B) shows the theoretical circuit diagram of the theoretical circuit of FIG. 11(A) and comprises a transistor in each one of the two phases, i.e., transistors VT7 and VT8 having their emitter-base circuits connected in series between the input and output terminals of the network.

The base of the transistor VT7 is directly connected to the collector of transistor VT8 and the base of transistor VT8 is connected to the collector of transistor VT7 via transistor VT9 having its emitter connected to earth potential via resistor R12, its collector connected to the base of transistor VT6 and its base connected to the collector of transistor VT7 and to a positive electrical power supply via resistor R13.

FIG. 12(B) shows the practical circuit diagram of the theoretical circuit of FIG. 12(A) and comprises a transistor in each one of the two phases, i.e., transistors VT10 and VT11 having their base-emitter circuits connected in series between the input and output terminals of the network.

The base of transistor VT10 is connected to the emitter of transistor VT11 via transistor VT12 having its emitter connected to ground potential via resistor R15, its base connected to a positive electrical power supply via resistor R14 and to the collector of transistor VT11, and its collector directly connected to the base of transistor VT10. The base of the transistor VT11 is directly connected to the collector of transistor VT10.

FIG. 13 shows the circuit diagram of a single-phase network which utilizes a large number of constant reactances X5, X6, X7, X8, X9, XM. The input to the network is the output of a shunt transistor C6, the output of the network is shunted by transistor CN and constant reactances X6, X8, ... X(M-1) which are respectively connected in series with capacitors C6, C7, ... CN(M-1) between ground potential and the junction of the constant reactances X5 and X7, X7 and X9, ... X(M-2) and XM.

By utilizing any one of the l to j impedance transformers outlined in the preceding paragraphs, the polyphase version of the circuit diagram of FIG. 13 is shown in FIG. 14. This is a two-phase (quadrature) network having input phases φ1 and φ3 and output voltages V1 and V3. The input to the single-phase circuits for φ1 and φ3 are, respectively, shunted by capacitors C5 and C3 while their outputs are respectively shunted by capacitors C5 and C3.

Since the l to j impedance transformers can be utilized as circuit elements to transform resistances into constant reactances, the T-networks of resistors R5, R7, and R6, and resistors R5, R7 and R6, and resistors R6, R6, and capacitors C6, C6, to provide the constant reactances X5, X6 and X7 of FIG. 13 in each phase of the two-phase network of FIG. 14.

Similarly, the j to l impedance transformer 3 is utilized in conjunction with the T-networks of resistors R(M-2), R(M-1), and R(M-2), RM6 and R(M-1), to provide the constant reactances X(M-2), X(M-1) and X(M-1) of FIG. 13 in each phase of the two-phase network of FIG. 14.

The l to j impedance transformer 1 interpolated between the inputs to the network and resistors R5 and R5 is utilized to phase shift the inputs by j before they pass through the network and the l to j impedance transformer 4 interpolated between resistors RM6 and RM6 and the outputs from the network corrects this phase shift before the signals are passed to the outputs of the network.

If, as is common, the reactances X5, X6, X7, X9, etc. are of opposite sign to the reactances X5, X7, X9, etc., it would be necessary to add negative impedance converters to the circuit diagram of FIG. 14 as shown in the circuit diagram of FIG. 15. Referring to FIG. 16, part of the circuit diagram of FIG. 14 is shown therein and includes negative impedance converters 5 and 6 which are, respectively, interpolated between resistors R5 and R5, and the junction of resistors R5 and R7, and the junction of resistors R6 and R6, and the junction of resistors R5 and R7. Due to the use of the negative impedance converters which would be included in each of the resistance T-networks, it is necessary to change the j to l impedance transformers to l to j impedance transformers, e.g., transformer 7 (FIG. 15) for transformer 2 (FIG. 14).

The circuit diagram shown in FIG. 14 without the capacitors can be considered as an N-port gyrator which is lossless and passive although it may have to contain active devices to enable it to be realized.

Figs. 16, 17, 18, and 20 show examples of practical circuit arrangements for three-phase constrained networks.

The three-phase constrained network according to FIG. 16 comprises a transistor in each of the three phases, each of the single-phase networks, i.e., transistors VT13 to VT15 having their collector-emitter circuits connected in series between the input and output terminals of the network. The base of transistor VT13 is connected to the collector of transistor VT15, the base of transistor VT14 is connected to the collector of transistor VT13 and the base of transistor VT15 is connected to the collector of transistor VT14.

This network which can be considered as k to h impedance transformer has the chain matrix

\[
\begin{bmatrix}
V_1 \\
I_1 \\
0 \\
1
\end{bmatrix}
= \begin{bmatrix}
1 & 0 & V_2 \\
0 & 1 & I_1
\end{bmatrix}
\]

where \(Z_1 = \frac{Y_1}{I_1} = hZ_1\)

and

\[
Z_1 = \text{input impedance}
\]

\[
Z_2 = \text{output impedance}
\]

\[
h = \frac{1}{3} \sqrt{1 + \frac{1}{2} + j \sqrt{3}} = e^{\pi/3}
\]

Also,

\[
h = \frac{1}{2} \frac{2}{-j \sqrt{3}}
\]

\[
\bar{h} = 1 \quad \text{or} \quad \bar{h} = \sqrt[3]{1}
\]
The three-phase constrained network of FIG. 17 is basically the same as the network of FIG. 16 except the bases of each of the transistors VT13 to VT15 are connected to the collector of the transistor in the subsequent instead of the preceding adjacent phase to provide a l to 1 impedance transformer i.e., the base of transistor VT14 is connected to the collector of transistor VT15, the base of transistor VT15 is connected to the collector of transistor VT13 and the base of transistor VT13 is connected to the collector of transistor VT14.

This network has the chain matrix

\[
\begin{bmatrix}
V_1 \\
I_1
\end{bmatrix} = \begin{bmatrix} 1 & 0 \\ 0 & 1 \end{bmatrix} \begin{bmatrix}
V_2 \\
I_2
\end{bmatrix}
\]

and

\[
Z_i = \frac{V_i}{I_i} = \frac{Z_2}{h} = \frac{Z_3}{3} \tag{14}
\]

FIG. 18 shows the practical circuit diagram of the three-phase constrained network which includes a transistor in each of the three phases, i.e., transistors VT16 to VT18 having their collector-emitter circuits connected in series between the input and output terminals of the network.

The interconnections between the three phases in order to provide a l to \(j\sqrt{3}\) impedance transformer is effected by three networks which each include a transistor, i.e., the transistors VT19 to VT21 having their collector circuits connected to a negative electrical supply and their emitters connected to ground potential, respectively, via bias resistors R17, R18 and R19.

The base of transistor VT19 is connected to the input voltage \(V_1\) of one of the phases, i.e., to the collector of transistor VT16, the base of transistor VT20 is connected to the input voltage \(AV_1\) of another of the phases, i.e., to the collector of transistor VT17 and the base of transistor VT21 is connected to the input voltage \(hAV_1\) of the other of the phases, i.e., to the collector of transistor VT18.

The emitter of transistor VT19 is also connected to the emitter of transistor VT20 via resistor R16 connected in series with resistor R16/2 and to the emitter of transistor VT21 via resistor R21/2 connected in series with a resistor R21. The junction of resistors R21 and R21/2 is connected to the base of transistor VT18 and the junction of resistors R16/2 and R16 is connected to the base of transistor VT16.

The emitter of transistor VT20 is also connected to the emitter of transistor VT21 via resistor R20 connected in series with resistor R20/2 and the junction of resistors R20 and R20/2 is connected to the base of transistor VT17.

The value of the resistances R16, R20 and R21 are arranged so that a l to \(+j\sqrt{3}\) impedance transformer is provided, i.e., resistors R16/2, R20/2 and R21/2 are, respectively, replaced by resistors 2R16, 2R20 and 2R21, the junction of resistors R16 and 2R16 is connected to the base of transistor VT17, the junction of resistors R20 and 2R20 is connected to the base of transistor VT18 and the junction of resistors R21 and 2R21 is connected to the base of transistor VT16.

This network has the chain matrix

\[
\begin{bmatrix}
V_1 \\
I_1
\end{bmatrix} = \begin{bmatrix} j\sqrt{3} & 0 \\ 0 & 1 \end{bmatrix} \begin{bmatrix}
V_2 \\
I_2
\end{bmatrix}
\]

and

\[
Z_i = \frac{V_i}{I_i} = + j\sqrt{3}Z_i \tag{23}
\]

The electrical supply arrangements for each of the phases (single-phase networks) of the circuit diagrams of FIGS. 16, 17, 18 and 20 are not shown, but in practice would be arranged such that a predetermined potential difference exists between the collector and emitter, and the emitter and base of each of the transistors which form part of each of the phases.

An example of how this may be achieved in practice will be outlined in a subsequent paragraph.

FIG. 21 shows the circuit diagram of a single-phase network which utilizes constant reactances X10 to X12. The input to the network is shunted by capacitor C8, the output is shunted by capacitor C9 and the constant reactance X12 is connected in series with capacitor C10 between ground potential and the junction of reactances X10 and X11. It is assumed that the constant reactance X12 is of opposite sign to the constant reactances X10 and X11.

By utilizing the l to h impedance transformers shown in FIG. 16, the three-phase version of the circuit of FIG. 21 is shown in FIG. 22.

Referring to FIG. 22, constant reactance X10 is provided in each phase by the l to h impedance transformer enclosed by the chain dotted line 11A and resistors R10, for
one of the three phases, resistors R10g and R10f for another of the three phases and resistors R10b and R10e for the other of the three phases. Constant reactance X11 is provided in each phase by the T to h impedance transformer enclosed by the chain dotted line 11B and resistors R11g and R11f for one of the three phases, resistors R11b and R11e for another of the three phases and resistors R11g and R11e for the other of the three phases.

Since constant reactance X12 is of opposite sign to constant reactances X10 and X11, it is necessary, as will be outlined in a subsequent paragraph with reference to FIGS. 23 and 24, to have two T to h impedance transformers, i.e., the transformers enclosed by the chain dotted lines 11C and 11D, associated with the three phases and resistors R12g and R12f for one of the three phases, resistors R12b and R12e for another of the three phases and resistors R12g and R12e for the other of the three phases.

The input to each phase is shunted by a capacitor, i.e., capacitor C80, C90 or C8b, the output of each phase is shunted by a capacitor, i.e., capacitor C9b, C9b or C9f and capacitor C100 of FIG. 21 is provided in each of the three phases by capacitors C100, C100 and C10b.

The only difference between the J to h impedance transformers enclosed by the chain dotted lines 11A to D and the transformer shown in FIG. 16 is that resistor R22 is interposed between the base of transistor VT15 and the collector of transistor VT14, and constant current supply CCS6 is connected to the base of transistor VT15. These additional components together with constant current sources CCS6 which are connected between ground potential and the junction of resistors R12b, R12f and R12g and capacitors C100 to 103 provide the necessary electrical supplies for the network.

Referring to FIG. 23, the equivalent circuit diagram of one phase of the network according to FIG. 22 is shown wherein it can be seen that resistors R10, R11, are multiplied by h, respectively, by transformers 11A and 11B and resistor R12, is multiplied by h by transformers 11C and 11D.

From equation (10), \( h = \frac{1}{2} j \sqrt{3} / 2 \)

\[ R_{100} = R_{100} + \left( -\frac{1}{2} + j \frac{\sqrt{3}}{2} \right) R_{100} \]

\[ R_{110} = R_{110} - j \frac{\sqrt{3}}{2} R_{100} \]

Similarly

\[ R_{111} = R_{111} + j \frac{\sqrt{3}}{2} R_{111} \]

From equation (11)

\[ h_{t} = -\frac{1}{2} j \frac{\sqrt{3}}{2} \]

\[ R_{120} = R_{120} - j \frac{\sqrt{3}}{2} R_{120} \]

The equivalent circuit diagram of FIG. 23 can, therefore, from equations (24), (25) and (26) be reduced to the equivalent circuit diagram shown in FIG. 24.

FIGS. 25 and 26 show examples of practical circuit arrangements for four-phase constrained networks. The electrical supply arrangements are not shown, but they may be provided in a similar manner to three-phase networks.

The four-phase constrained network of FIG. 25 comprises a transistor in each phase, i.e., transistors VT22 to VT25 having their collector-emitter circuits connected in series between the input and output terminals of the network. The bases of transistors VT22 to VT25 are, respectively, connected to the collectors of transistor VT23, VT24, VT25 and VT22.

The network without the dotted connections or the chain dotted connections is of the voltage shift type having the chain matrix.

\[ V_{i} = \begin{bmatrix} 1 & 0 \\ 0 & 1 \end{bmatrix} V_{i} \]

\[ Z_{i} = Z_{i} \]

When the dotted connections are added to the original network it will be of the current shift type and the chain matrix becomes

\[ V_{i} = \begin{bmatrix} 1 & 0 \\ 0 & j \end{bmatrix} V_{i} \]

and

\[ Z_{i} = Z_{i} \]

When the chain dotted connections are added to the original network, i.e., crossing over the output leads of phases 1 and 3 and phases 2 and 4, the matrices of equations (27) and (29) are multiplied by -1.

The four-phase constrained network according to FIG. 26 is basically the same as the network according to FIG. 25 except the bases of transistors VT22 to VT25 are, respectively, connected to the collectors of transistors VT25, VT22, VT23 and VT24 to provide a T to -j impedance transformer, therefore, the network without the dotted connections or the chain dotted connections is of the voltage shift type having the chain matrix.

\[ V_{i} = \begin{bmatrix} 1 & 0 \\ 0 & 1 \end{bmatrix} V_{i} \]

and a chain matrix

\[ V_{i} = \begin{bmatrix} 1 & 0 \\ 0 & j \end{bmatrix} V_{i} \]

When the dotted connections are added to the original network thereby providing a network of the current shift type As before, the chain dotted connections of FIG. 26 caused the matrices of equations (31) and (32) to be multiplied by -1.

It should be noted that the design of the single-phase network may be accomplished by the transformation of existing image network sections to asymmetric polyphase sections which may be accomplished by using known image design techniques, if the constant reactance is included as an extra circuit element.

Considering the symmetrical-about-zero frequency response shown in FIG. 27(A) where it can be seen that

\[ \omega = \frac{\pi}{Q} \]  

or \( \omega = \frac{1}{\beta} \)  

By making the transformation \( \omega = \Omega \), the frequency response shown in FIG. 27(A) is transformed to the frequency response shown in FIG. 27(B) where it can be seen that.

\[ \Omega = 0 \]  

or \( \Omega = 1/\beta \)  

or \( \Omega = 0 \)

If all the admittances (Y) are multiplied by \( \omega \) before frequency transformation then

\[ \frac{\mu C}{\omega} \rightarrow \frac{\mu C}{\omega} \rightarrow \frac{\mu C}{\omega} \]

and \( 1/\mu L \rightarrow 1/\mu L \), \( \mu \) constant.
By way of example, consider the single-phase filter shown in FIG. 28(A) wherein the image impedance at the input and output are, respectively, represented by $V_0$ and $V_0$. Then by this transform technique the circuit diagram is transformed to the circuit diagram shown in FIG. 28(B) where it can be seen that the capacitances C11 to C13 remain the same but the inductance L10 is transformed to a constant reactance represented by the block 10 i.e. $Y = \frac{1}{j\omega C L10}$.

If, however, all the admittances (Y) are divided by $\omega$ before frequency transformation then

$$\mu Y \rightarrow -j\omega$$  \hspace{2cm} (42)

and $1/j\omega L \rightarrow 1/j\omega L$.  \hspace{2cm} (43)

The insertion loss design of the single-phase network may also be accomplished by using the Z-transform method providing it is modified such that the transform takes account of both negative and positive frequencies.

The symmetrical polyphase networks outlined in the preceding paragraphs have a particular, but not necessarily an exclusive, application in the N-path frequency translation system outlined in British Pat. No. 1,098,250 and also in single sideband generation in a manner similar, but superior to conventional quadrature modulation.

The transfer function of the N-path frequency translation system is defined by

$$V_0 = \frac{K}{\mu Y} V_1(P+P_2)$$

where $K$ is a constant.

The effect is as if the modulation was done first, followed by a normal type of filter with the response $H(p+P_2)$. For this purpose the characteristic of the polyphase network would be as shown in FIG. 30. The lower sideband would then be suppressed while the upper sideband $V(p+P_2)$ would be passed. This basic method can be used for any number of phases.

It should be noted that it is possible to use the network of FIG. 32 without modulators and, thus, simply as a circuit to provide a two-phase output from a single-phase input. This is provided the network offers sufficient attenuation to negative sequence inputs and passes positive sequence inputs. FIG. 31 shows a suitable characteristic. In a similar manner, it is possible to generate an N-phase output from a single-phase input.

While I have described above the principles of my invention in connection with specific apparatus, it is to be clearly understood that this description is made only by way of example and not as a limitation to the scope of my invention as set forth in the objects thereof and in the accompanying claims.

1. A symmetrical polyphase network comprising:
   N single-phase networks, a different one coupled to each phase of an N-phase input signal, where N is an integer greater than one; each of said single-phase networks including
   at least one constant reactance so that said polyphase network responds differently to input signals of negative and positive frequencies, the reactance value of said constant reactance being different than zero.

2. A polyphase network according to claim 1, wherein each of said constant reactances includes
   an N-port symmetrical gyrator, each of said N ports being coupled to a different one of said single-phase networks.

3. A polyphase network according to claim 1, wherein each of said constant reactances includes
   an N-phase to impedance transformer, where $j$ is equal to $\sqrt{-1}$.

4. A polyphase network according to claim 3, wherein said impedance transformer includes
   N circuits each having
   a transistor with its collector-emitter circuit connected in series between the input and output terminals of its associated one of said circuits, and its base coupled to the collector of said transistor in another one of said circuits.

5. A polyphase network according to claim 4, wherein
   N is equal to four, and
   the base of said transistor in one of said circuits is directly connected to the collector of said transistor in another of said circuits receiving as an input signal a signal lagging in phase with respect to the phase of the input signal coupled to said one of said circuits.

6. A polyphase network according to claim 4, wherein
   N is equal to two;
   said transistor of one of said circuits includes
   a first transistor and
   said transistor of the other of said circuits includes
   a second transistor, the base of said second transistor being directly connected to the collector of said first transistor; and further including
   a third transistor network coupling the base of said first transistor to the collector of said second transistor.

7. A polyphase network according to claim 6, wherein said third transistor network includes
a third transistor, an electrical power supply, a first resistor coupling the emitter of said third transistor to one terminal of said power supply providing a given potential, means directly connecting the collector of said third transistor to the base of said first transistor, a second resistor coupling the collector of said third transistor to the other terminal of said power supply providing a given potential, and means directly connecting the base of said third transistor to the collector of said second transistor.

8. A polyphase network according to claim 4, wherein N is equal to three; and further including a fourth transistor network coupling the collector of said transistor of each of said circuits to the base of said third transistor of one of said adjacent ones of said circuits.

9. A polyphase network according to claim 8, wherein said fourth transistor network coupled to two adjacent ones of said circuits includes an electrical power supply, a fourth transistor having its base directly connected to the collector of said said transistor in one of said two adjacent ones of said circuits and its collector directly connected to one terminal of said power supply providing a given potential, a first resistor coupled between the emitter of said fourth transistor and the other terminal of said power supply providing a potential greater than said given potential, and a potentiometer coupled between the emitter of said fourth transistor and the base of said transistor in the other of said two adjacent ones of said circuits, said potentiometer including a second resistor having a first terminal connected to the emitter of said fourth transistor and a second terminal, and a third resistor having a first terminal directly connected to said second terminal of said second resistor and a second terminal connected to the emitter of a transistor included in said fourth transistor network coupled to another two adjacent ones of said circuits, said second resistor having a value one-half of the value of said third resistor, the base of said said resistor in said other of said two adjacent ones of said circuits being directly connected to said second terminal of said second resistor and said first terminal of said third resistor.

10. A polyphase network according to claim 3, wherein N is equal to two; and said impedance transformer includes two circuits each having a transistor with its emitter-base circuit connected in series between the input and output terminals of its associated one of said circuits; the base of said transistor in one of said circuits being directly connected to the collector of said transistor in the other of said circuits; and a third transistor network coupling the base of said transistor in said other of said circuits to the collector of said transistor in said one of said circuits.

11. A polyphase network according to claim 10, wherein said third transistor network includes a third resistor; an electrical power supply, a first resistor coupling the emitter of said third transistor to one terminal of said power supply providing a given potential, means directly connecting the base of said third transistor to the collector of said second transistor of said one of said circuits, a second resistor coupling the base of said third transistor to the other terminal of said power supply providing a potential higher than said given potential.

12. A polyphase according to claim 1, wherein each of said constant reactances includes an N phase i to \(-j\) impedance transformer, where \(j\) is equal to \(\sqrt{-1}\).

13. A polyphase network according to claim 12, wherein N is equal to four; and said impedance transformer includes four circuits each having a transistor with its collector-emitter circuit coupled in series between the input and output terminals of its associated one of said circuits and its base connected to the collector of said transistor in an adjacent one of said circuits receiving as an input signal a signal leading in phase with respect to the phase of the input signal coupled to said associated one of said circuits.

14. A polyphase network according to claim 12, wherein N is equal to three; and said impedance transformer includes three circuits each having a transistor with its collector-emitter circuit coupled in series between the input and output terminals of its associated one of said circuits, and a fourth transistor network coupling the base of said said transistor of said associated one of said circuits to the collector of said transistor of said associated one of said circuits.

15. A polyphase network according to claim 14, wherein said fourth transistor network includes an electrical power supply, a fourth transistor, means directly connecting the base of said fourth transistor to the collector of said said transistor of said associated one of said circuits, means directly connected to one terminal of said power supply providing a potential higher than said given potential, a first resistor coupling the emitter of said fourth transistor to the other terminal of said power supply providing a potential higher than said given potential, a second resistor coupling the emitter of said fourth transistor to the base of said said transistor of said associated one of said circuits, and a third resistor coupling the junction of said second resistor and the base of said said transistor of said associated one of said circuits to the emitter of a transistor included in said fourth transistor network of an adjacent one of said circuits, the value of said third resistor being one-half the value of said second resistor.

16. A polyphase network according to claim 1, wherein N is equal to three; and said constant reactance includes a three-phase impedance transformer of one of a three-phase \(I \times h\) impedance transformer and a three-phase \(I \times I \times h\) impedance transformer, where \(h\) is equal to \(\cos 60^\circ\).

17. A polyphase network according to claim 16, wherein both of said \(I \times h\) and \(I \times I \times h\) impedance transformers include three circuits each having a transistor with its collector-emitter circuit coupled in series between the input and output terminals of its associated one of said circuits and its base directly connected to the collector of said transistor of an adjacent one of said circuits, a source of voltage \(V\) coupled to the first of said circuits, a source of voltage \(Vh\) coupled to the second of said circuits; and a source of voltage \(V/\sqrt{3}\) coupled to the third of said circuits.
in each of said circuits the base of said transistor in said associated one of said circuits being directly connected to the collector of said transistor in an adjacent one of said circuits receiving as an input signal a signal leading in phase with respect to the phase of the input signal coupled to said associated one of said circuits.

19. A polyphase network according to claim 17, wherein said / to 1/h impedance transformer includes